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ABSTRACT 
Silicon (Si) based integrated circuit (IC) has become the backbone of today's semiconductor 
world with MOS transistors as its fundamental building blocks. The integrated circuit 
complexity has moved from the early small-scale integration (SSI) to ultra-large-scale 
integration (ULSI) that can accommodate millions of transistors on a single chip. This 
evolution is primarily attributed to the concept of device miniaturization. The resulting scale-
down devices do not only improve the packing density but also exhibit enhanced 
performance in terms of faster switching speed and lower power dissipation. The objective of 
this work is to perform downscaling of 0.35 Jll11 to 0.25 Jll11 CMOS transistor using Silvaco 
2-D ATHENA and ATLAS simulation tool. A "two-step design" approach is proposed in this 
work to study the feasibility of miniaturization process by scaling method. A scaling factor, K 
of 1.4 (derived from direct division of 0.35 with 0.25) is adopted for selected parameters. The 
first design step involves a conversion of the physical data of 0.35 Jll11 CMOS technology to 
the simulated environment, where process recipe acquired from UC Berkeley 
Microfabrication Lab serves as the design basis. The electrical data for the simulated 
structure of 0.35 11m CMOS was extracted with the use of the device simulator. Using the 
simulated, optimized 0.35 Jll11 structure, downscaling to a smaller geometry of 0.25 Jll11 
CMOS transistor was carried out and subsequent electrical characterization was performed in 
order to evaluate its performance. Parameters that are monitored to evaluate the performance 
of the designed 0.25 Jll11 CMOS transistor include threshold voltage (VtJJ, saturation current 
(ldsaJ, off-state leakage current (Ion) and subthreshold swing (SJ. From the simulation, the V1h 
obtained is of 0.51 V and -0.4 V for NMOS and PMOS respectively, with a difference of 
15%-33% as compared to other reported work. However, for results of Idsat. the values 
obtained which is of 296 ~-tAIJll11 for NMOS and 181 J.lA/Jll11 for PMOS is much lower than 
other reported work by 28%-50%. This is believed to be due to direct scaling of 0.25 Jll11 
transistor from the 0.35 11m geometry without alterations on the existing structure. For Ioffand 
St. both results show a much better value as compared to other work. I off obtained which is of 
<1 0 pA/J.lm is about 80%-96% lower than the maximum allowable specification. As for S1, 
the values obtained which is <90 mY/dec is only within 5% differences as compared to 
specification. In overall, these results (except for Idsat) are found to be within the range of 
VI 
accepted values for the particular 0.25 J..Lm technology. From this work, the capability to 
perform device miniaturization from 0.35 J..Lffi to 0.25 J..Lffi has been developed. This is 
achieved by acquiring the technical know-how on the important aspects of simulation 
required for successful simulation of 0.35 J..Lffi technology. Ultimately, the outcome of this 
work which is a simulated 0.25 J..Lm CMOS transistor can be used as a basis for scaling down 
to a much smaller device, namely towards 90-nrn geometry. 
VIJ 
ABSTRAK 
Litar bersepadu berasaskan silikon menjadi tulang belakang kepada dunia semikonduktor 
masa kini dengan transistor MOS sebagai blok binaannya yang terpenting. Kompleksiti litar 
bersepadu telah mengalami evolusi bermula dari integrasi-berskala-rendah (SSI) ke integrasi-
berskala-ultra (ULSI) di mana kini, jutaan transistor dapat dimuatkan di atas sekeping cip. 
Pendorong utama kepada evolusi ini adalah pengenalan kepada konsep penskalaan peranti. 
Peranti yang terhasil daripada kaedah penskalaan ini bukan sahaja menunjukkan peningkatan 
dari segi kepadatan pembungkusan, tetapi turut menunjukkan peningkatan keupayaan dari 
segi kelajuan pensuisan yang lebih tinggi dan kehilangan kuasa pelesapan yang lebih rendah. 
Objektif kerja ini adalah untuk merekabentuk peranti CMOS 0.25 11m melalui kaedah 
penskalaan daripada data fizikal teknologi 0.35 11m dengan menggunakan simulator Si1vaco 
2-D ATHENA dan ATLAS. Di dalam kerja ini, pendekatan "dua peringkat" dicadangkan 
dalam mengkaji keupayaan penghasilan pengecilan peranti melalui kaedah penskalaan. 
Faktor penskalaan, K iaitu 1.4 (diperolehi melalui pembahagian secara terns 0.35 IJ.m dengan 
0.25 IJ.m) digunakan ke atas beberapa parameter terpilih. Peringkat pertama rekabentuk 
melibatkan penukaran data fizikal dari teknologi CMOS 0.35 Jlill ke persekitaran simulasi, di 
mana resepi proses yang diperolehi dari Makmal Mikrofabrikasi UC Berkeley dijadikan 
sebagai asas rnjukan. Data elektrik untuk peranti CMOS 0.35 Jlffi seternsnya dipero1ehi dari 
simulator peranti. Dengan menggunakan struktur 0.35 Jlill yang telah disimulasi dan 
dioptimakan, penskalaan kepada geometri yang lebih kecil iaitu transistor CMOS 0.25 Jlill 
dilakukan dan pencirian elektrik dijalankan untuk menilai prestasinya. Parameter yang 
menjadi petunjuk akan prestasi transistor CMOS 0.25 Jlill adalah voltan ambang (V11J, arus 
ketepuan (IdsaJ, arus bocor (10$ dan ayunan sub-ambang (SJ. Daripada simulasi, nilai "Vth 
yang diperolehi adalah 0.51 V dan -0.4 V untuk NMOS dan PMOS, iaitu perbezaan di antara 
15%-33% jika dibandingkan dengan hasil yang dilaporkan di dalam kertas kerja yang lain. 
Walaubagaimanapun, bagi nilai untuk Idsa~> keputusan yang diperolehi iaitu 296 f.lA/Jlffi untuk 
NMOS dan 181 f.lA/Jlffi untuk PMOS adalah jauh lebih rendah jika dibandingkan dengan 
nilai yang dilaporkan di dalam kertas kerja lain iaitu sebanyak 28%-50%. Adalah dipercayai 
bahawa penskalaan secara terns yang dilakukan terhadap transistor asal yang bergeometri 
0.35 11m kepada transistor 0.25 Jlffi tanpa sebarang pernbahan pada struktur sedia ada, 
VllJ 
menyebabkan Idsat yang diperolehi adalah lebih rendah. Untuk Ioff dan S" nilai yang 
diperolehi untuk kedua-dua transistor NMOS dan PMOS menunjukkan nilai yang lebih baik 
berbanding dengan lain-lain nilai yang dilaporkan. Ioff yang diperolehi iaitu <1 0 pA/)lm 
adalah 80%-96% lebih rendah jika dibandingkan dengan spesifikasi maksimurn yang 
dibenarkan. Untuk S" nilai yang diperolehi iaitu <90 mY/dec menunjukkan perbezaan kurang 
daripada 5% jika dibandingkan dengan spesifikasi yang ditetapkan. Secara keseluruhannya, 
didapati bahawa nilai yang diperolehi dari simulasi (kecuali nilai bagi Idsat) adalah di dalam 
julat nilai yang diterima bagi teknologi 0.25 )lffi. Daripada keija ini, keupayaan untuk 
melaksanakan penskalaan peranti telah dapat dibangunkan. Ini dapat dicapai melalui 
perolehan pengetahuan mengenai perkara penting yang terlibat dalam simulasi yang 
diperlukan untuk menjayakan simulasi peranti teknologi 0.35 )lffi. Seterusnya, keputusan 
simulasi transistor CMOS 0.25 ).1ffi boleh dijadikan asas dalam merekabentuk peranti yang 
lebih kecil dimensinya iaitu ke arah peranti bergeometri 90-nm. 
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This chapter starts off with the background of the research and the motivation for this 
work. This is followed by the descriptions of the objective, scope of the research and 
the outline of the thesis. 
1.1 Background of Research 
1.1.1 Metal-Oxide-Semiconductor Field-Effect-Transistor (MOSFET) 
Ever since it was fabricated in 1960, metal-oxide-semiconductor field-effect-transistor 
(MOSFET) had become the basic building block of very-large-scale-integrated 
(VLSI) circuits, making it the most important microelectronic device. MOSFET is a 
four-terminal device with gate, source, drain and substrate (body). There are two 
types of MOSFET, namely the n-channel MOS (NMOS) and p-channel MOS 
(PMOS). For n-channel device, it consist of a p-type semiconductor substrate into 
which two n + regions which is the source and drain are formed. A p-channel device 
may be considered by exchanging p for n and reversing the polarity of the voltage. 
The metal contact on the insulator is called gate; heavily doped polysilicon or a 
combination of silicide and polysilicon can also be used as the gate electrode. The 
basic device parameters are the channel length (L), which is the distance between the 
two metallurgical n+-pjunctions; the channel width (If); the gate oxide thickness (lox) 
and the junction depth (x;). Figure 1.1 illustrates the basic structure of a MOSFET. 
p-type silicon substrate 
Field oxide 
(FOX) 
Figure 1.1: Basic structure of a MOSFET (Reproduced from Arora, 1993) 
2 
When no voltage is applied to the gate, the source-to-drain electrodes correspond to 
two p-n junctions connected back-to-back. The only current that can flow from source 
to drain is the reverse leakage current (this is the n-channel enhancement type 
MOSFET-which is normally off). When a sufficiently large positive bias is applied to 
the gate so that a surface inversion layer (or channel) is formed between the two n+ 
regions, the source and the drain are then connected by a conducting-surface n-
channel through which a large current can flow. The conductance of this channel can 
be modulated by varying the gate voltage. The back-surface contact (or substrate 
contact) can have the reference voltage or be reverse-biased; the back-surface voltage 
will also affect the channel conductance. 
For a PMOS, the substrate is an n-type semiconductor, and the source/drain are 
heavily p-type doped. Negative gate bias is used to generate negative charges 
(electrons) on a metal-oxide surface, which in tum drives away electrons (majority 
carriers of substrate) and attracts holes (minority carriers) to the silicon-oxide surface 
to form a hole-channel underneath the gate. Holes from source and drain can then 
flow through the channel and conduct electric current between source and drain. The 
PMOS transistor is turns off when a positive bias is applied. 
In normal operation of a NMOS, a positive voltage is applied between source and 
drain (V ct). No current flows between source and drain (Id=O) with gate voltage, Vg=O 
because of back to back p-n junctions. When Vg> V,h, electric field attracts electrons, 
thus creating a channel. Channel is a p-type silicon which is inverted to n-type by the 
electrons attracted by the electric field. When Vd is non-zero, the channel becomes 
smaller closer to the drain. 
As illustrated in Figure 1.2, with a small Vd where Vd 5{ Vg- V,h, current flows from 
drain to source. This is termed as a linear region. Jd is a function of both Vg and Vd 
and the transistor acts as a voltage-controlled resistor. 
Assuming V1 > V,h 
. . 
: . :. :. :. :. : . : . :. :. : ... :. :. : ..... ~-~:--:~ .. :~ 






Figure 1.2: NMOS transistor in a linear region (Reproduced from Brown 
University, 2005) 
3 
When Vd > V8 - V,h, the channel is pinched off close to the drain since V8 > Vrh· This 
mode of operation is shown clearly in Figure 1.3. Number of carriers arriving at 
pinch-off point from source remains the same which means that current flowing from 
drain to source remains constant. This is termed as a saturated region. Id is a function 
of V8 , almost independent of Vd and the transistor now acts a voltage-controlled 
current source. 
v 
• J • • • • .. • • • • • • • .. • • • • • 
••••.•.•.•••...•.•.•.•.••• P.iru:h:-Off •.•.... 
. ····l~· .. . 
Assuming V1 > V,h 
Vd>V1 -V1h 
Figure 1.3: NMOS transistor in a saturation region (Reproduced from Brown 
University, 2005) 
Figure 1.4 illustrates the basic output characteristics of an idealized MOSFET. For a 
given V8 , the drain current first increases linearly with drain voltage (the linear 
region), then gradually levels off, approaching a saturated value (the saturation 
region). The dashed line indicates the locus of the saturation drain voltage (Vd(sa1;). For 








Vg= 1.5 V 
. - ··-. 
Figure 1.4: Ideal characteristics of Jd vs. Vd of a MOSFET 
(Reproduced from Brown University, 2005) 
1.1.2 Complementary-Metal-Oxide-Semiconductor (CMOS) 
4 
With the evolution of the VLSI era, power consumption in NMOS circuits began to 
exceed tolerable limits. This leads to the introduction of CMOS technology which 
makes use of both n-type and p-type MOS transistors in its structure. Figure 1.5 
illustrates an example of a CMOS structure fabricated using twin-well technology. 
NMOSFET PMOSFET 
Cllatmel Stop 
N-type Substrate 10 ohm-em 
Figure 1.5: Structure of CMOS (Reproduced from RIT, 2005) 
CMOS circuits which has a low power dissipation characteristics offered a solution to 
the power dissipation problem. In a CMOS circuits, only one of the two transistors is 
driven at any one time. When a CMOS inverter, as shown in Figure 1.6 is not 
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switching from one state to the other, virtually no current flows and almost no DC 
(direct current) power is dissipated as a high-impedance path exists from the supply 
voltage to ground, regardless of the state the inverter is in. Besides the favorable low-
power dissipation characteristics, CMOS circuits also switches reasonably fast and 
has a high packing density on a silicon real estate, making it the dominant Integrated 
Circuit (I C) technology at present (Asai & Wada, 1997). 
In 
Figure 1.6: Symbol of CMOS inverter 
1.1.3 Scaled-down Devices 
During the last four decade, the integrated circuit complexity has moved from the 
early Small-Scale Integration (SSD, to Medium-Scale Integration (MSI), to Large-
Scale Integration (LSI), to Very-Large-Scale Integration (VLSI) and finally to Ultra-
Large-Scale Integration (ULSI) that can accommodate million of transistors on a 
single chip. It is projected that by year 2010, there will be about 10 billion transistor 
components on an Integrated System (Stanford Univ., 2005). This increase in the 
integrated circuit density has been primarily attributed to the reduction in the size of 
elementary features of the underlying structures which is the transistor itself. 
Enhanced performance resulting from the scaling-down/downsizing of MOSFET's 
includes faster switching speed and lower power dissipation. Nowadays, aggressive 
downscaling is to be performed on certain MOS technology parameter such as gate 
oxide thickness which is to be less than 10 angstrom, channel length reduced to about 
-20 nm and reduction of junction depth to about -1-2 nm (Stanford Univ., 2005). 
However, when scaling the gate oxide thickness below 20 angstrom, problems such as 
gate leakage, dielectric breakdown and dopant penetration through gate oxide will 
start to arise as depicted in Figure 1.7 (Stanford Univ., 2005). 
6 
Si sub$1rate 
Figure 1.7: Illustration on gate leakage, dielectric breakdown and dopant penetration 
through gate oxide (Reproduced from Stanford Univ., 2005) 
According to Bohr (2003), the limits to device scaling will ultimately be the leakage 
current. As the transistor gate length, Lg is reduced, there will be quantum mechanical 
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Figure 1.8: Total leakage trend (Reproduced from Bohr, 2003) 
However, it is expected that the problems of leakage current will not be the limit in 
this work as the scale of the final device design is of 0.25 Jlm. This is as according to 
Taur (2002), increasing leakage currents will only be apparent for CMOS devices 
below 0.1 Jlm. 
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1.2 Objective 
The importance of MOS transistors which are the backbone of modern 
microelectronics has led to the need of a thorough understanding of how these 
transistors are being materialized. An in-depth knowledge on the MOS fabrication 
processes and its electrical characteristics is needed as currently, this knowledge 
which is strictly treated as Intellectual Properties (IP) is only available to the 
industries. Confidentiality has made it difficult for academic institutions to obtain this 
knowledge, and thus this research work serves as a platform to explore this area. The 
steady downscaling of CMOS device dimensions has also been known as the main 
stimulus to the growth of the microelectronics and the computer industry over the past 
two decades. Coupling the need of an in-depth knowledge of CMOS technology at 
academic level together with miniaturization trend at industrial level, has driven the 
research effort towards achieving the following objective. 
The objective of this work is to design a downscale device of 0.25 )lm CMOS from 
physical data of 0.35 Jlm technology and characterize its electrical properties by 
means of simulation tools. The work focused on understanding the fabrication 
processes involved, integrating the physical data to simulation environment and 
studying the feasibility of using a 0.35 Jlm CMOS technology to produce a scale 
down device of0.25 Jlm. 
1.3 Scope of Research 
In the absence of industrial-scale fabrication facilities, this study is made possible 
through the use of numerical simulators (commonly known as Technology Computer 
Aided Design (TCAD) Tools) which will enable users to have better understanding of 
the deep sub-micrometer structures by providing the internal view. 
In this work, the 0.25 Jlm CMOS transistor design is confined to a 2D-process and 
device simulations using Silvaco ATHENA and ATLAS simulation software version. 
Both simulators are the leading TCAD tools used in the microelectronic industry. 
ATHENA is a process simulator used to simulate various semiconductor fabrication 
processes while ATLAS is used to perform device characterization. In the process of 
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downscaling the CMOS transistor from 0.35 Jlm to 0.25 Jlm, a "two-step design" 
approach is proposed which consist of the following. The first design step involves 
conversion of the physical data of 0.35 Jlm CMOS technology to simulation 
environment. Process recipe acquired from UC Berkeley Microfabrication Lab 
(Horvath et al., 2005) serves as the design basis. Upon successful conversion, the 
electrical parameters of the 0.35 Jlm technology are extracted. The second design step 
involves miniaturization of the 0.35 Jlm technology to 0.25 11m through downscaling. 
This is followed by the extraction of the electrical parameters to evaluate its 
performance. 
1.4 Organization of the Thesis 
This thesis is organized into six chapters. Chapter 1 provides a brief introduction on 
the background of the research, which includes the objective, scope and the outline of 
the thesis. Chapter 2 introduced the concept of device miniaturization which covers 
the guidelines for transistor scaling and the short-channel effects that arises as the 
adverse results. Besides descriptions on the MOS key features such as Local-
Oxidation-of-Silicon (LOCOS), Lightly-doped drain (LDD) and Self-aligned silicide 
(SALICIDE) structure, processes such as oxidation, diffusion, ion implantation and 
rapid thermal annealing (RTA) which made up the basis of MOS transistor formation 
are also included in this chapter. Chapter 3 describes the important features of the 
simulation software used in this research work. Guidelines on the determinations and 
selections of the physical models to be used in each stage of simulation are also 
reported. Chapter 4 provides an overview of the design approach adopted in the 
process of downscaling of the 0.35 Jlm to 0.25 11m CMOS transistor. Included are the 
summaries of models and parameters used throughout the process and device 
simulation work. Chapter 5 discusses the results obtained from the simulations ofboth 
the 0.35 Jlm and 0.25 Jlm CMOS transistor. Evaluation on the electrical performances 
are made by referring to the results extracted for values of threshold voltage (V,,J, 
saturation current (lc~saJ, off-state leakage current (!off) and subthreshold swing (SJ. 
The final chapter which is Chapter 6 presents the summary and conclusion of the 
research work, together with recommendations for future studies. 
9 
CHAPTER2 
DEVICE PROCESS TECHNOLOGY AND TRENDS 
This chapter will first describe the concept of scaling-down of devices and guidelines 
used for scaling purposes. Adverse effects known as short-channel effects, resulting 
from the miniaturization process are also highlighted. Descriptions on processes such 
as oxidation, diffusion, ion implantation and rapid thermal annealing (RT A) are also 
explained, followed by descriptions on formation of certain key CMOS technology 
such as Local-Oxidation-of-Silicon (LOCOS), Lightly-doped drain (LDD) and Self-
aligned silicide (SALICIDE) structure. 
2.1 Deep-submicron Scaling 
2.1.1 Introduction 
To allow more devices on a chip, technologies are scaled every few years 
(SIA, 1999). Since 1965, integrated circuit technology has followed Moore's Law as 
shown in Figure 2.1, which states that the number of devices integrated double every 
18 months. This growth is made possible by continuous miniaturization in feature size 







Figure 2.1: Moore's Law (Reproduced from Intel Corporation) 
10 
In detail, device scaling refers to systematic reduction of various structural parameters 
of a MOSFET to ensure the device continue to function properly. These include 
lateral as well as vertical dimensions such as the channel length, the width, the 
source/drain junction depth Xj and the gate oxide thickness. For proper device scaling, 
power supply voltages should also be reduced to keep the internal field constant. 
Depending on the variable, the parameter could be multiplied, or divided by K which 
is a unitless scaling factor. Reduction of feature size tends to bring advantages of 
increased speed and an improved density (smaller areas for devices and circuits). 
Figure 2.2 offers a conceptually simple picture of device miniaturization. 
(a) (b) 
Figure 2.2: Illustration of device scaling principles with K= 5 (a) Conventionally 
available device structure (b) Scaled-down device (Reproduced from 
Dennard eta/., 1974) 
2.1.2 Scaling Guidelines 
The first complete scaling scheme was introduced by Dennard et a/. in 1974 and is 
regarded as the seminal reference in scaling theory for MOSFET integrated circuits. 
There are three major scaling approaches: constant-field scaling (also known as full 
scaling): reduces both sizes and voltages to maintain constant relative electric fields, 
constant-voltage scaling: keeps voltages fixed as dimensions are scaled and general 
scaling: a mixture of constant-field and constant-voltage scaling trends. All scaling 
methods are attempts to reproduce long channel behavior in a short channel device by 
keeping the proportions between physical and electrical characteristics of the device 
constant, thereby avoiding short channel and non-ideal effects. 
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2.1.2 (a) Constant-field scaling (Full scaling) 
The principle of first order scaling of MOSFET dimensions which maintains the 
maximum field strength criterion is the "constant-field scaling" theory from 
Dennard et al. (1974). This scaling options attempts to preserve the magnitude of 
internal electric fields in the MOSFET, while the dimensions are scaled down by a 
factor of K. The primed parameters refer to the new scaled-down device. Electric field 
across gate oxide,£"" is therefore given by: 
(2.1) 
(2.2) 




In addition to scaling of dimensions, all potentials must also be scaled down 
proportionally by the same scaling factor to maintain a constant electric field which 
will therefore affect the V,h. Table 2.1 summarizes the concepts of constant-field 
scaling (Critchlow, 1999, Dennard et al., 1974 and Slisher et al., 1999). 
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Table 2.1: Constant-field scaling (Full scaling) 
Parameter Before Scaling After Scaling 
Gate length, Lg Lg Le' =Lei K 
Gate width, W w W'= WI K 
Gate oxide thickness, lox lox lox'= lox/ K 
Junction depth, Xj Xj x;' =x;l K 
Power supply voltage, Vdd vdd vdd, = vddt K 
Threshold voltage, v,h v,h v,h • = v,ht K 
Field, E E E' = Remain unchanged 
Doping densities, NA NA NA'= K.NA 
No No No'= K.No 
Gate oxide capacitance/area, Cox Cox Cox'= K. Cox 
Current, Idsat fdsat fdsat '= fdsatfK 
Gate delay, r=CVII r r'= rl K 
Power dissipation/circuit, P=VI p P'=Pt,/ 
Power density, PIA PI Area P' I Area' 
= Remain unchanged 
One of the most attractive features of constant-field scaling is the significant reduction 
of the power dissipation. However, the full scaling strategy may not be very practical 
in many cases when it comes to the scaling of the power supply voltage and all 
terminal voltages in proportion with the device dimensions. This is as the peripheral 
and interface circuitry may require certain voltage levels for all input and output 
voltages. The need to scale down these voltages in turn would necessitate multiple 
power supply voltages and complicated level-shifter arrangements. Thus, this method 
has not been adopted in its original form. While actual technologies have not adhered 
strictly to constant-field scaling (Davari, 1996), it is illustrative of the general trends 
and problems associated with scaling. Different scaling scheme were soon to follow, 
such as constant-voltage scaling. 
2.1.2 (b) Constant-voltage scaling 
In constant-voltage scaling, all dimensions of the MOSFET are reduced by a factor of 
K as in full scaling. The power supply voltage and the terminal voltages, on the other 
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Table 2.2 summanzes the concept of constant-voltage scaling (Critchlow, 1999, 
Dennard el a/., 1974 and Slisher el a/., 1999) where the primed parameters refer to the 
new scaled-down device. If constant-voltage scaling is performed, Lg and W is 
reduced by the same scaling factor K. As the drain-source voltage remains unchanged, 
the lateral field increases. It increases approximately by a factor K since E cc V ,/Lg. 
While this solves the circuit incompatibility problems, it leads to higher electric fields 
inside the device which will cause dielectric breakdown and other reliability 
problems. This leads us to another type of scaling which is of general scaling. 
Table 2.2: Constant-voltage scaling 
Parameter Before Scaling After Scaling 
Gate length, Lg Lg LK' =LK I/( 
Gate width, W w W'= WI K 
Gate oxide thickness, lox lox lox' = lox/ /( 
Junction depth, Xj Xj x;' = x; I K 
Power supply volta_ge, Vdd vdd Vdd '= Remain unchanged 
Threshold voltage, V,h v,h V,h ' = Remain unchanged 
Field, E E E' = K.E 
Doping densities, NA NA NA'= !l.NA 
No No No'= !~.No 
Gate oxide capacitance/area, Cox Cox Cox'= K.Cox 
Current, Idsat fdsat fdsat '= IC fdsat 
Gate delay, r- CV/I T -r'= -r/,; 
Power dissipation/circuit, P=VI p P'=K.P 
Power density, PIA PI Area P ' I Area ' = K! 
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2.1.2 (c) General scaling 
In this method, voltages and dimensions are scaled with different factors (suggest a 
mixture of constant-field and constant-voltage scaling trends). Dimensions are scaled 
by a scaling factor Kwhile voltages are scaled by a scaling factor U. Supply voltage is 
being scaled but at a slower rate than feature size. Table 2.3 summarizes the concept 
of general scaling (UMBC, 2004) where the primed parameters refer to the new 
scaled down device. 
Table 2.3: General scaling 
Parameter Before After Scaling 
Scaling 
Gate length, Lg Lg L"' = L" I K 
Gate width, W w W'= WI K 
Gate oxide thickness, lox lox lox'= lox f K 
Power supply voltage, Vdd vdd vdd·= vddt u 
Threshold voltage, v,h v,h v,h·= v,htu 
Doping densities, NA NA NA. = (x! I U).NA 
ND ND ND. = (x! I U).ND 
Gate oxide capacitance/area, Cox Cox Cox'= K.Cox 
This method is a compromise between the two scaling methods described previously 
and is the most realistic scaling method to be used in today's situation. 
2.1.3 Short-Channel Effects (SCE) 
As the gate length is reduced, characteristics of a MOSFET change due to short-
channel effects. These effects arise as a result of having very short gate (and channel) 
lengths. The departure of the characteristics of a MOSFET from long-channel 
behavior arises as a result of a two-dimensional potential distribution and high electric 
fields in the channel region. For a given channel doping concentrations, as the channel 
length is reduced, the depletion-layer widths of the source and drain junctions become 
comparable to the channel length. The potential distribution in the channel now 
depends on both the transverse field, Ex (controlled by the gate voltage and the back-
surface bias) and the longitudinal field, Ey (controlled by the drain bias). A number of 
physical effects that are unimportant in larger MOSFET can now become relevant in 
smaller transistor due to this two-dimensional potential result such as degradation of 
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the subthreshold behavior, failure of current saturation due to punch-through and 
dependence of the threshold voltage on channel length and biasing voltages 
(Sze, 1981 ). 
2.1.3 (a) Degradation ofthe subthreshold behavior 
In long-channel devices, the subthreshold drain current is independent of drain 
voltage. In small-geometry MOSFETs however, the potential barrier is now 
controlled by both the gate voltage, Vg and the drain voltage, Vd. If the Vd is increased, 
the potential barrier in the channel decreases, leading to Drain-induced barrier 
lowering (DIBL). This reduction of potential barrier will eventually allow electron to 
flow between the source and the drain, even if the gate-to-source voltage is lower than 
the V,h· This in turn causes excess injection of charge carriers into the channel which 
leads to lower and an increase m the off -currents 
(Chua & Liu, 1993). The channel current that flows under these conditions (Vg < V,JJ 
is called the subthreshold current. Figure 2.3 shows that for long-channel, Id is 
independent of Vd. For short-channel (where Lg> 180 nm), there is a parallel shift of Id 
while for ultra-short-channel (where Lg>90 nm)) the subthreshold slope increased and 
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Gate voltage, Vg (V) 
Figure 2.3: Graph of drain current, Id versus gate voltage, Vg 
(Reproduced from KNU, 2002 ) 
2.1.3 (b) Failure of current saturation due to punch through 
In short-channel devices, a separation between depletion regions at the drain-substrate 
and the source-substrate junctions is relatively small. For large drain-bias voltages, 
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the depletion region surrounding the drain can extend farther toward the source, and 
the two-depletion regions can eventually merge as shown in Figure 2.4. This 
condition is termed punch-through where majority carriers in the source region can be 
injected into the depleted channel region, where they will be swept by the field and 
collected at the drain. The Vg loses its control upon the Id, and the current rises sharply 
once punch-through occurs (Sze, 1981). Figure 2.5 (a) shows the drain characteristics 
of a short-channel MOSFET operated in punch through conditions, where we can see 
that there is no true saturation while Figure 2.5 (b) shows the drain characteristics of a 
long channel MOSFET 
Figure 2.4: Mechanism of punch through. For increasing Vd, L,ffdecreases causing 
an increase in /d(Reproduced from Slisher eta!., 1999) 
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Figure 2.5: Illustrate the ltt-Vdcurve for (a) short-channel devices with 0.23 Jlm gate 
length versus (b) long channel devices with 0.73 Jlm gate length 
(Reproduced from Sze, 1981) 
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2.1.3 (c) Dependence of the threshold voltage on channel length and biasing voltages 
The most important parameter to model the operation of a MOSFET is its V,h· It is 
defined as the V8 at which significant current starts to flow from the source to the 
drain and is a measure of control of the gate electrode to the channel region of 
MOSFET. The lower the V,h, the higher the control capability that the gate can 
provide and hence higher Id (NUS, 2003). 
There are several definitions of V,h and many methods have been developed over time 
to represent this parameter (Liou et al., 1997). The majority of procedures used to 
determine the V,h of MOSFETs carry out the extraction from the strong inversion 
operation characteristics. The most common method used are constant-current-V,h 
method - defining V,h as the gate voltage corresponding to a certain predefined 
practical constant drain current and linear extrapolation method - finding the gate 
voltage axis intercept of the linear extrapolation of the l,r V8 characteristics at its 
maximum first derivative (slope) point. 
The expression of V,h is given as (Lim & Xing, 1998): 
.J2&qN 2n1 V = 2nl + " A 'l'b + V 
th 'l'b c fb 
ax 
where ¢h =-In _A kT (N ) 
q N, 
N A - density of the carriers in the doped semiconductor substrate 
N,- the carrier concentration of intrinsic (undoped) silicon 
N 1= 1.45 x 10
10 cm-3 (at 300 K) 
(2.11) 
k is the Boltzman's constant, Tis temperature, q is electronic charge of carriers 
kT 
- = 25mV (at 300 K) 
q 




Cox- gate-oxide capacitance 
C = e .. , 
O.t t 
O.t 
where e .. , is the permittivity of gate oxide layer and t .. , is the gate oxide 
thickness 
V =,/, _Qfc 
fb 'f'ms C 
O.t 
Q ft represent the fixed charge due to imperfections in silicon-oxide interface and 
doping; and 
tPms is work function difference between gate material, tPga~< and 
silicon substrate, tPs1 
For submicron device, its V,h varies with the effective channel length. This is because 
as the channel length becomes shorter, the depletion charge Q8 under the gate is not 
fully controlled by the gate bias alone, but also modulated by the source and drain 
bias. Hence, for short channel MOSFET, the modulation effect for Q8 is not only 
from the vertical direction (one-dimensional effect) but from both lateral and vertical 
directions. This effect is also known as two-dimensional effect (Lim & Xing, 1998). 
The V,h generally decreased as the gate length is decreased (known as V,h roll-off). An 
increase in Vd will also cause a decrease in V,h (Slisher et al., 1997). 
In order to predict the V,h of a short-channel device, the shift in the threshold voltage, 
~Vrh must be approximated (Wolf, 1995). The short-channel effects V,h ((V,ho)scd is 
given by the following formula where Vrho is the long channel V,h (Uyemura, 1992). 
(2.12) 
A method of calculating ~ V,h is by using the charge-sharing model. This model 
assumes that the charge under the gate is shared between the source/drain depletion 
regions and gate inversion region. Therefore, less voltage is required to invert the 
channel. ~Vrh increases as the depletion region's length approaches the gate length. A 
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simple model to predict 6V,h is proposed by Yau (1974). The model used the 
assumption that the charge caused from the gate is simply the trapezoidal region 
under the gate. The following analytical formula to calculate 6Vrh can be used for 
uniformly doped channels (Wolf, 1995). 
(2.13) 
where dmax is the maximum width of the depletion region under the gate, and r; is the 
length of the depletion region of the source/drain. The model shows that decreasing 
the gate oxide thickness as shown in Equation 2.11 and decreasing the depletion 
regions of the source/drain will decrease 6 Vrh· The charge-sharing model can be used 
to understand the concept of decreasing 6V,h, but does not predict the change in the 
V,h accurately against experiment data, especially for narrow gate lengths and high Vd. 
The model does provide a first order approximation (Wolf, 1995). 
It is noted that as Lg gets smaller for the scaled technology generations, the short-
channel effects become more acute. As short-channel effects degrade device 
performance, it should therefore be eliminated or minimized so that a physical short-
channel device can still exhibits the "electrical" long-channel behavior. In order to 
control short-channel effects, state-of-the-art MOSFET devices usually utilize 
source/drain-engineering and channel-engineering structures in the device design. In 
source/drain-engineering, a source-drain extension (SDE) which refers to shallow 
diffusion that connects the channel with the deep source and drain is usually 
employed. The lightly-doped drain (LDD) structure is an example of SDE which is 
formed by first etching the gate, followed by ion implantation to form the shallow 
extension. After the SDE implant, a spacer will be added attached to the gate. The 
spacer's purpose is to block the higher dose source/drain implants. At deep-submicron 
dimensions (~ 0.35 J.Lm), care should be taken on the n· drain region depth and its 
corresponding profile. This is because as compensation is being made to the p-type 
doping in the short-channel region by the n· region profile, serious charge-sharing 
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problems could arise unless the n- drain region is shallow and steeply profiled 
(Tasch et a/., 1990). SDE should be made relatively shallow compared to the 
source/drain implants to improve device short-channel characteristics as the amount 
of channel charge controlled by the drain is now reduced (Thompson et al., 1998). 
Another technique to improve short-channel characteristics is through channel-
engineering. The purpose of channel engineering is to optimize the channel profile in 
order to minimize the off-state leakage while maximizing the linear and saturated 
drive currents. This is done by changing the doping profile in the channel region 
which will cause changes in the distribution of the electric field and potential 
contours. Super Steep Retrograde Wells (SSRW) and halo implants are examples of 
channel engineering. Retrograde well engineering changes the characteristics of the 
well profile by creating a retrograde profile toward the Si!Si02 surface. Such a design 
is achieved by using high energy ion implantation to place dopants at a desired 
substrate depth and then annealing at a low temperature to activate the implants. This 
leads to better control of punch through since the doping concentration at the bottom 
of the well is higher (Wolf, 1995). Halo architecture which refers to halo implants 
performed in vertical or angled after gate patterning on the other hand, creates a 
localized dopant distribution near the source-drain extension regions as shown in 
Figure 2.6. They add additional well dopant around the source and drain regions 
providing an increased source-to-drain barrier for current flow. Even though halo 
implant can help reduce short-channel effects such as punch through and V th roll-off, 
they also tend to degrade the transistor drive current. Thus, trade-off between drive 
current and the reduction of short-channel effects must be considered to maximize 
performance ofthe transistor (Hwang et al., 1996) 
Figure 2.6: Halo implant for ann-channel MOSFET 
(Reproduced from Slisher et al., 1999) 
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2.2 Theory of Processes 
2.2.1 Oxidation 
The most frequently used method to form silicon dioxide films is by thermal 
oxidation of silicon through the chemical reaction. For short reaction times, the oxide 
thickness increases linearly with time, and for prolonged oxidation, the thickness 
varies as the square root of time. While the silicon dioxide is growing, it consumes the 
substrate silicon and the film grows into the silicon substrate. For silicon dioxide film 
of thickness d, a layer of silicon of thickness 0.45d is consumed as shown in Figure 
2.7. 
Origiual Silicou Surface 
55~0 I 45~0 
Figure 2.7: Silicon oxidation process (Reproduced from Xiao, 2001) 
Oxide growth rate is determined by many factors such as (Xiao, 2001): 
(i) oxidation temperature 
Oxide growth rate is very sensitive to temperature because the oxygen diffusion rate 
in silicon dioxide is exponentially related to temperature, D oc exp (Ea I kT}. Here, D is 
the diffusion coefficient, Ea is the activation energy, k = 2.38 x J(J23 J/K is the 
Boltzmann constant and Tis the temperature. 
(ii) oxygen source (02 or H20) 
Oxide growth rate is also related to the oxygen source. Dry oxidation with 0 2 has a 
lower oxide growth rate than wet oxidation with H20. This is because the diffusion 
rate of the oxygen molecule, 0 2 in silicon dioxide is lower than that of the hydroxide, 
HO generated from the disassociation of H20 molecules at high temperature. 
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(iii) silicon-crystal orientation 
Oxidation growth rate is also related to the single-crystal silicon orientation. 
Normally, <Ill> orientation silicon has a higher oxide growth rate than <100> 
orientation silicon. This is because the <Ill> silicon surface has higher silicon atoms 
density than that of the <100> silicon surface, and can provide more silicon atoms to 
react with oxygen and form a thicker silicon dioxide layer. 
(iv) dopant type and concentration 
Oxidation rate is also related to dopant and dopant concentration. Generally, heavily 
doped silicon oxidizes faster than lightly doped silicon. During oxidation, boron in the 
silicon tends to be drawn up to the silicon dioxide and cause depletion of the boron 
concentration at the silicon-silicon dioxide interface. N-type dopants such as 
phosphorous, arsenic and antimony have the opposite effect (while oxide grows into 
the silicon, these dopants are driven deeper into the silicon). The n-type dopant 
concentration in the silicon-silicon dioxide interface could be significantly higher than 
its original value. Figure 2.8 illustrates the pile-up effect of n-type dopant and the 
depletion effect of p-type dopant. 
(v) gas 
Original Si Surface 
P-type Dopant Depletion 
Original Si Sw·face 
Si-Si02 inte1foce 
,r 
N-type dopant Pile-up 
Figure 2.8: Oxidation-caused dopant depletion and pile-up effects 
(Reproduced from Xiao, 200 1) 
Oxidation rate is also related to additional gas such as HCI, which is commonly used 
in the gate oxidation process to suppress mobile ions. With the appearance of HCl, the 
oxidation rate can increase by about 10%. 
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2.2.2 Diffusion 
Diffusion is the physical phenomenon of material moving from high concentration 
regions to low concentration regions, driven by thermal motion of the molecules. 
Since the diffusion rate in solid materials is exponentially related to temperature, 
D a: exp(-EalkT). the diffusion process can be accelerated significantly at a high 
temperature. 
The idea of particle movement created by non-uniformities can be expressed 





where C is the concentration of the solute, D is the diffusion coefficient, x is the 
distance into the substrate and t is the diffusion time. The negative sign indicates that 
the diffusing mass flows in the direction of decreasing co'ncentration. 
From the continuity relation, we know that: 
ac aJ (2.15) 
at ax 
By inserting Fick's first equation into the continuity relation, we will obtain Fick's 
Second Law of Diffusion which states: 
(2.16) 
In order to solve Fick's Law, one initial condition and two boundary conditions are 
required. Two solutions to Fick's Law are generally encountered in Integrated circuit 
fabrication: constant-source and constant-dose diffusion. Both solutions are described 
below. 
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(a) Constant-source diffusion (Pre-deposition) 
In constant-source diffusion, a source of the dopant is applied to the surface and we 
assume that this has the effect of holding the surface concentration at some high, 
constant value. This generally corresponds to the process step known as "pre-
deposition". In this case, the initial condition and boundary conditions are: 
C(x,O) = 0 
C(O,t) = C, 
C(co,t) = 0 
(2.17) 
where C, is the surface concentration. The solution of Fick's Law under these 
conditions is: 
C(x,t) = CpfcLJDt] (2.18) 
where "erfc" is the complementary error function and JDi is the characteristic 
length. 
(b) Constant-dose diffusion I Gaussian type diffusion (Drive-in) 
A second important diffusion method is the constant-dose diffusion. As the name 
implies, a constant dose of dopant is introduced into the semiconductor from some 
source. The source is removed and then diffusion proceeds with a fixed amount of 
dopant available. Generally, we assume that initial dose is located exactly at the 
surface of the wafer. This corresponds to the process step known as "drive-in" or any 
subsequent heat cycles. In this case, the initial condition and boundary conditions are: 
C(x,O) = 0 
C(co,t) = 0 
J C(x,t)dx = S 
(2.19) 
where Sis called the "dose". The solution to Fick's Law under these conditions is: 
S [ x
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In silicon, dopant diffusion anses from interactions with native point defects -
vacancies (V) or interstitials (I) atoms. Apart from a minority of dopants (notably 
arsenic and antimony) which diffuse partly or fully via interactions with vacancies, 
most dopants migrate as interstitials or impurity-interstitial complexes 
(Cowern et al., 1999). 
2.2.3 Ion Implantation 
Ion implantation is an adding process by which dopant atoms are forcefully added 
into the semiconductor in the form of energetic ion beam injection. The purpose of 
ion implantation is to change the electrical, metallurgical, or chemical properties of a 
substrate. The typical ion energies are between 10 and 400 keY, and typical ion doses 
vary from 10 11 to 10 16 ions/cm2. The main advantages of ion implantation include 
precise control over total dose, depth profile, and area uniformity, low-temperature 
processing and the ability for the implanted junctions to be self-aligned to the edge of 
the mask. 
In an ion implantation process, ions lose their energy gradually by colliding with 
lattice atoms, transferring their energy to these atoms in the process (Xiao, 2001 ). The 
transferred energy is high enough for these atoms to break free from the lattice-
binding energy, typically about 25 eV. These freed atoms collide with other lattice 
atoms while traveling inside the substrate, and knock them free from the lattice by 
transferring enough energy to them. These processes continue until none of the freed 
atoms have enough energy to free other lattice atoms. One energetic ion can cause 
thousands of displacements of lattice atoms. Damage caused by an energetic 





Figure 2.9: Damage caused by one ion (Reproduced from Xiao, 2001) 
The damage created by one ion can be repaired quickly through self-annealing by the 
thermal movement of the atoms inside the substrate at the room temperature. 
However, if the amount of ions is so large {which is usually the case in an ion 
implantation process), there will be substantial lattice damage in the single-crystal 
substrate. The layer close to the surface becomes amorphous, and the crystal damage 
cannot be repaired by self-annealing process in a short time. The effect of damage is 
related to the dose, energy and mass of the ion species. The higher the dose and ion 
energy, the higher the damage induced. The substrate crystal structure can be 
completely destroyed and become amorphous near the substrate surface within the ion 
range, if the implantation dose is high enough. In order to repair the damage and 
activate the dopant after ion implantation process, a high temperature (> 1000 °C) 
annealing process is usually required. Figure 2.10 illustrates the crystal recovery and 
dopant activation in the thermal annealing process. 
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Figure 2.10: Post-implantation annealing process (Reproduced from Xiao, 200 I) 
The projected range of an ion in an amorphous material always follows Gaussian 
distribution, also called normal distribution. In single-crystal silicon, the lattice atoms 
have orderly arrangements, and lots of channels can be seen at certain angles. If an 
ion with the right implantation angle enters the channel, it can travel a long distance 
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with very little energy loss as illustrated in Figure 2.11. This is called channeling 
effect (Xiao, 2001). 
/ Lattice Atoms 
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Figure 2.11: Channeling effect (Reproduced from Xiao, 2001) 
The channeling effect causes some ions to penetrate deeply into the single-crystal 
substrate, forming a "tail" on the normal dopant distribution curve as show in Figure 
2.12. It is an undesired dopant profile which could affect the performance of a device 
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Figure 2.12: Dopant distribution with channeling effect 
(Reproduced from Xiao, 2001) 
One way to minimize the channeling effect is ion implantation on a tilted wafer, 
typically with a tilt angle of 8= 7° (Xiao, 2001). By tilting the wafer, the ions impact 
with the wafer at an angle and cannot reach the channel. The incident ions will have 
nuclear collisions instantaneously and effectively reduce the channeling effect. Most 
ion implantation process uses this technique to minimize the channeling effect, and 
therefore most wafer holders of ion implanters have the capability to adjust tilting 
angle of the wafer. 
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2.2.4 Rapid Thermal Anneal 
With the continuous down-scaling of all relevant device parameters in silicon ULSI 
technology and the increasing circuit complexity, long-time furnace annealing steps 
have gradually been replaced by Rapid Thermal Processing (RTP) processes in the 
critical section of the device fabrication process. The most common application of 
RTP is Rapid Thermal Anneal (RTA) performed after the post-implantation process. 
After ion implantation process which involves energetic ion bombardment, the crystal 
structure of the silicon near the surface is usually heavily damaged. In order to anneal 
the damage and to activate the dopant, a high-temperature process is needed. At lower 
temperatures, the diffusion process outpaces the annealing process. However, at high 
temperature (> 1 000°C), the annealing process is faster due to higher annealing 
activation energy (-5 eV) as compared to diffusion activation energy (3 to 4 eV). 
Furnace process usually takes a long time with low anneal temperature and thus, it 
cannot minimize the dopant diffusion. In comparison, a RTP can perform the ramp up 
and cool down of wafer temperature very quickly at a temperature ramp-rate up to 
250°C/sec and good temperature uniformity control at about ll00°C. The 
implantation damage can then be annealed in less than 20 seconds (Xiao, 2001). 
Figure 2.13 shows the comparison between dopant diffusion in furnace and in RTP 
annealing process. Furnace annealing is typically being used in device with large 
feature size and for processes such as well implantation, post-implantation annealing 
and dopant drive-in, where the dopant atom diffusion is not a critical parameter. 
However, for devices with small feature size and for critical doping processes such as 
source/drain implantation annealing, RTP is being used to replace the furnace 
annealing in order to minimize the dopant diffusion and to produce shallow junctions. 
RTP Annealing Furnace Annealing: 
Figure 2.13: Dopant diffusion in furnace and RTP annealing process 
(Reproduced from Xiao, 2001) 
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2.3 Device Process Technology 
Basic fabrication processes described in the previous sections have been utilized to 
form certain key CMOS technology such as Local-Oxidation-of-Silicon (LOCOS), 
Lightly-doped drain (LDD) and Self-aligned silicide (SALICIDE) structures. These 
structures are required in order to address certain issues arises as a result of the 
reduction of the lateral and vertical dimensions of MOSFET, which is carried out in 
order to increase the density and speed of modem ICs. 
2.3.1 Local-Oxidation-of-Silicon (LOCOS) Process 
Several device isolation techniques have been developed in the need for a reduction of 
the spacing between devices in integrated circuits. One of the basic process used to 
provide electrical isolation for MOS ICs is the LOCOS isolation. As the name 
implies, the goal is to oxidize silicon only wherever a field oxide is needed (local 
oxidation). This can be done by using silicon nitride (Si3N4) to protect the silicon 
areas that are not to be oxidized. This is as Si)N4 does not allow oxygen diffusion at 
the typical oxidation temperatures (1 000°C-11 00°C). However, the selection of Si)N4 
poses its own problems. The as-deposited Si3N4 films are typically in a state of high 
tensile stress (of the order of 1 GPa) and can induce large edge forces on the substrate 
when patterned. To address this problem, a thin thermal oxide (pad oxide) is usually 
grown in order to act as a stress-relief layer before depositing Si3N4. Figure 2.14 
below shows the LOCOS structure formation. A thin pad oxide is initially grown, 
followed by the deposition of the Si3N4 and the photoresist. The resist is then 
patterned and the nitride is etched to protect the active areas. A thick field oxide is 
then grown on areas which are not covered by the silicon nitride mask. After the 








~iO "pad oxide" 
(b) The resist is patterned and the nitride is etched to protect the active areas 
Silicon substrate 
(c) Thick field oxide is grown on selective areas which are not covered by the nitride 
Figure 2.14: Sequence of LOCOS formation (Reproduced from MIT, 2005) 
However, it should be noted that the standard isolation technique such as LOCOS 
suffers from bird's beak encroachment, which is a result of oxide growth under the 
edge of the nitride. As shown in Figure 2.15, the nitride is "pushed up" at the edges, 
resulting in a slope region on both sides and a waste of space areas. Even though 
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LOCOS may still be a viable technology for certain applications, it should be pointed 
out that for deep submicron devices, there is a clear trend to switch to more advanced 
isolation processes such as shallow trench isolation (STI). 
Wafer · Bird's Beak 
(Wasted Space) 
Figure 2.15: Bird's beak and LOCOS cross section 
(Reproduced from Schramm et al., 1999) 
2.3.2 Lightly-doped-drain (LDD) Structure 
As MOSFET is scaled down to submicron dimensions, high electric field has been 
shown experimentally to be present near the drain junction. This effect produces 
avalanche-induced drain-source breakdown and hot carrier effects 
(Chua & Liu, 1993). In order to reduce the lateral electric field and suppress the hot 
electron effect, LDD structure is required. LDD refers to a low energy, low-current 
implantation process where lightly doped n· regions are inserted between the 
drain/source diffusion regions and the channel. 
Figure 2.16 shows the sequences of LDD structure formation. In Figure 2.16 (a), a 
lightly-doped n· minus regions is first formed between the source/drain diffusion 
regions and the channel. This is followed by conformal deposition of Si02 where the 
vertical thickness of the oxide layer will be much thicker than that on top of the 
polysilicon. Next, an anisotropic etch which is an etching mechanism that etches only 
in the downward vertical direction is carried out to form the sidewall spacer as shown 
in Figure 2.16 (b). The spacers that are formed are then used as an implant mask to 
recess the next source/drain implants away from the gate edges. This enables having 
shallow source/drain extensions at the edge of the channel (with the poly gate being 
the implant mask) and deeper source/drain away from the channel (with the spacer 
and gate being the implant masks). This is later followed by the next processing steps 
of the deep source/drain implant. 




(a) Formation of lightly-doped regions followed by conformal deposition of Si02 
.!J. n .. Implant 
(b) Formation of sidewall spacer followed by deep source/drain implant 
Figure 2.16: Sequence ofLDD formation (Reproduced from UC Berkeley, 2006) 
2.3.3 SALICIDE Process 
SALICIDE or Self-Aligned Silicide process refers to a process in which silicide 
contacts are formed in those areas in which deposited metal (which after annealing 
becomes a metal component of the silicide) is in direct contact with silicon, hence are 
self-aligned. Over insulators, these metals do not react, and thus they can be easily 
etched away. The result is silicides just over the sources, drains and polysilicon gates. 
It is commonly implemented in MOS/CMOS processes in which ohmic contacts to 
the source, drain, and poly-Si gate are formed by "salicide" process. The purpose of 
forming the SALICIDE layer is to reduce the contact resistance to the source and 
drain and to reduce the resistance of the polysilicon gate insulators. Reducing 
resistance is essential to produce fast transistors. Silicides such as Titanium Silicide 
(TiSi2) and Tungsten Silicide (WSi2) which have much lower resistivity than 
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polysilicon are commonly used (Xiao, 2001). The following describes the formation 
of a SALICIDE structure. In Figure 2.17 (a), the metal used to form the silicide is 
deposited after the source/drain implant. The wafer is then heated, which causes the 
silicide reaction to occur at areas where the metal is in contact with the silicon. 
Everywhere else, the metals remain unreacted. In Figure 2.17 (b), it can be seen that 
the unreacted metal is selectively removed, leaving each exposed source/drain and 
polysilicon gate region completely covered by a silicide film. 
(a) Metal of titanium is deposited followed by heat treatment 
2.4 Summary 
Oxid~ 
•self-aligned structures are always preferred 
for process integration 
(b) The resulting silicide structure 
Figure 2.17: Sequence ofSALICIDE formation 
(Reproduced from UC Berkeley, 2006) 
In this chapter, an introduction to the concept of transistor scaling is made. Basically, 
there are three types of scaling guidelines available which are the constant-field 
scaling (full scaling), constant-voltage scaling and general scaling. Each of the scaling 
34 
guidelines has its own advantages and limitations and thus, the actual transistor 
scaling is determined by the designer himself by varying selected parameters to obtain 
an optimum performance, whereby the scaling guidelines is used as reference only. 
Descriptions are also made on the adverse effects that arise as a result of scaling-down 
of devices, known as short-channel effects and techniques used to compensate these 
effects. As the later chapter will discuss on the fabrication process involved in the 
formation of MOS transistor, brief descriptions are also made on the important 
processes involved such as oxidation, diffusion, ion implantation and RTA. 
Utilization of these basic fabrication processes into formation of certain key CMOS 
technology such as LOCOS, LDD and SALICIDE structures are also described at the 
end of this chapter. 
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CHAPTER3 
TECHNOLOGY COMPUTER AIDED DESIGN (TCAD) TOOLS 
This chapter describes the Technology Computer Aided Design (TCAD) Tools used 
in this research work. It starts with the advantages of using the TCAD Tools, followed 
by brief descriptions on the features of Process Simulator and Device Simulator used. 
Important aspects to be considered for each stage of simulation are also highlighted. 
3.1 Advantages of TCAD Tools 
The concept of virtually fabricated and characterized sub-micron devices using TCAD 
Tools provides several advantages, 
(a) Cost-effectiveness 
Advanced wafer manufacturing usually requires a combination of advanced 
machinery equipments, new innovation of techniques as well as technological 
expertise which are extremely expensive. In order to develop new processes and 
devices, costly test lots need to be fabricated. Computer simulation on the other hand 
is cheap and efficient. It is repeatable and fast in generating the output and thus, is 
highly sought as an alternative to experiments as a source of data. 
(b) Enabling scrutiny into the insight physic of the device studied 
By using the TCAD tools, researchers will be able to look deeper into the physic of 
the device studied for information that is not accessible by experimental diagnostics. 
For example, the effects of variation of implantation energies and doses on the 
resulting device structure and the electrical performance can be obtained through 
simulation. To obtain such information by real experiment is not only expensive, but 
also time consuming and practically impossible. The use of TCAD tools will 
undoubtedly expedite technological progress as compared to the conventional 
approach of trial-and-error through experimentation (empiricism). 
The two major components of TCAD that are used in this work are (!) Process 
simulator and (2) Device simulator. 
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3.2 Process Simulator - A THEN A 
Physically-based process simulator is a software that models the manufacturing 
process and predicts the structures generated from the specified process sequences. 
This is done by solving systems of equations that describe the physics and chemistry 
of semiconductor processes. The process simulator used in this work is Silvaco 
ATHENA 2D Simulation Framework. One of its modules is the SSUPREM4 which is 
used particularly in the design, analysis and optimization of silicon semiconductor 
related structures. In this work, both the 0.35 11m and 0.25 11m CMOS transistor 
simulation is based on the silicon semiconductor structure which made the 
SSUPREM4 module embedded in the ATHENA Framework a very important 
components in conducting the research. 
3.2.1 Requirements for Grid Definitions 
In process simulation, it is critical to have a correct specification of a grid, as the 
number of nodes in the grid has a direct influence on simulation accuracy and time. A 
finer grid should exist in those areas of the simulation structure where ion 
implantation will occur or where p-n junction will be formed. In MOSFET modelling, 
an important area for accuracy is the inversion region under the gate, as it is this 
charge that is responsible for current conduction in the device. Too coarse of a mesh 
will results in too high a current being simulated (Silvaco Int., 2001). 
Another important area that requires proper gridding is in the simulation of oxidation 
steps. A well gridded oxide is important to properly account for dopant redistribution 
during the oxidation step. This is as silicon is being consumed, dopants are 
transported across the Si/Si02 interface. Improper griddirig can result in jagged oxide 
shapes and errors in resolving impurity distributions. In the oxidation simulation 
steps, proper gridding will cause grid points to be added at predefined spacing as the 
oxide is growing. 
3.2.2 Requirements for Substrate Depth Modeling 
A correct choice of substrate depth is vital in process simulation in order to accurately 
model dopant diffusion. This is because the rate of dopant diffusion is highly 
dependent on the level of damage in the substrate. Therefore, an accurate modeling of 
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dopant diffusion will require an accurate modeling of substrate damage, particularly 
the movement of interstitials. In general, the interstitials created directly or indirectly 
by implantation and oxidation, tend to diffuse much greater distances than the dopant. 
In order to allow the interstitials concentrations to return to background levels at the 
bottom of the simulated substrate, the substrate depth chosen for modeling purposes 
must therefore be deep enough, even if no dopant diffusion occurs at this depth. If the 
substrate depth is made too shallow, there will be no interstitials gradient. The 
concentration of interstitials will then start to pile up because they are not being 
removed through diffusion into the bulk of the substrate. If the level of modeled 
interstitials becomes too high, the diffusion of dopant will also be too high and the 
simulation will be inaccurate, even near the surface of the substrate. For normal small 
geometry MOSFET/Bipolar processing, a substrate depth of 20 J.U1l should be more 
than adequate (Silvaco Int., 2001). 
3.2.3 Selection of Physical Models 
3.2.3 (a) Oxidation Models 
The oxidation models are made up of vertical, compress and viscous model. The 
compress model which is the default oxidation model, is recommended for planar and 
non-planar structure where stress effects play a minor role in determining the oxide 
shape. It is activated by specifying compress in the method statement prior to diffuse 
statement. To calculate stresses in a growing oxide, viscous model is used and the 
shape created for the silicon/oxide interface is almost the same as does the compress 
model. This model is activated by specifying the viscous parameter in the method 
statement prior to diffuse statement. The model that is used in this work is the 
compress model which is used to model 2D oxidation in non-planar structure with 
linear flow. 
3.2.3 (b) Diffusion Models 
In ATHENA, the diffusion models described how implanted profiles of 
dopants/defects redistribute themselves during thermal treatment, due to concentration 
gradients and internal electric fields. The three most basic models are fermi, two-
dimensional (two.dim) and fully-coupled (full.cpl) diffusion models. All the three 
models rely on the concept of Pair Diffusion, which says that a dopant atom cannot 
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diffuse on its own as it needs the assistance of a point defect (a silicon self interstitial 
or a lattice vacancy) in the near vicinity as a diffusion vehicle. 
The fermi diffusion model assumes constant level of point defects and therefore does 
not account for defect enhanced diffusion. The two.dim diffusion model on the other 
hand, solves the two-dimensional distribution of point defects and includes point 
defects generation during implant and oxidation. It is suitable for 
oxidationlsilicidation enhanced diffusion. Meanwhile, the full.cpl diffusion model 
takes into account coupling between point defects and individual dopants. It can be 
used for simulation of transient diffusion phenomena, low temperature diffusion and 
co-diffusion of dopants (emitter push effect). Both two.dim and full.cpl models 
include the local point defect concentration in the diffusion rate of the dopants. The 
model used in this work is thefull.cpl model which is used in particular after the post 
high dose implant and co-diffusion effects. However, the usage of this model requires 
higher execution times. 
3.2.3 (c) Ion Implantation Models 
The ion implantation hierarchy is made up of two basic model types: analytic and 
Monte Carlo. By default, the analytic models are used. Analytical models are based 
on the reconstruction of implant profiles from the calculated or measured distribution 
moments. The Monte Carlo/statistical technique on the other hand, uses the physically 
based Monte Carlo calculation of ion trajectories in order to calculate the final 
distribution of stopped particles. 
Analytic Implant Models are made up of gaussian, pearson and dual pearson models. 
These models give very good results when applied to ion implantation into simple 
planar structures (bare silicon or silicon covered with thin layer of other material). 
The gaussian implant model uses the gaussian distribution (simplest ID profiles) 
which is specified by the gauss parameter in the implant statement. Generally, the 
gaussian distribution is inadequate because real profiles are asymmetrical in most 
cases. The pearson implant model is the simplest and most widely approved method 
for calculation of asymmetrical ion-implantation profiles. ATHENA uses this function 
to obtain longitudinal implantation profiles. 
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In order to extend applicability of the analytical approach toward profiles heavily 
affected by channelling, the dual pearson method is suggested. By default, ATHENA 
uses SIMS-Verified Dual Pearson (SVDP) implant models. These are based on tables 
from the University of Texas at Austin. These tables contain dual pearson moments 
forB, BF2, P and As extracted from high quality implantation experiments conducted 
by the University of Texas at Austin. These implantation tables contain dose, energy, 
tilt, rotation angle, and screen oxide thickness dependence as specified (Silvaco Int., 
2001). 
Statistical/Monte Carlo Implant Models is used to simulate ion implantation in non-
standard conditions (for example, structures containing many non-planar layers 
(material regions)) and for the cases which have not been studied experimentally yet. 
This approach allows calculation of implantation profiles in an arbitrary structure with 
accuracy comparable to the accuracy of analytical models for a single layer structure. 
Table 3.3 summarizes the implantation models available. The model used in this work 
is the svdp model which is the default model. 
The effect of implant damage enhanced diffusion is another important aspect to be 
discussed as damage generated by implantation leads to an enhancement of the 
diffusion of the dopants during subsequent heat cycles. Simulation of the enhanced 
diffusion effects can be divided between two processes. First, ATHENA must simulate 
the implant damage generated by a given implant and secondly, it must model the 
effect that these defects have on subsequent impurity diffusion. 
The most practical model for coupling implant damage to subsequent diffusion 
calculation is the + 1 model. In its simplest form, the + 1 model adds exactly one 
interstitial for each implanted ion. This is a reasonable approximation if one assumes 
that the vacancies and interstitials created by the implant recombine quickly relative 
to the timescale needed to produce significant diffusion. This leaves one extra 
interstitial for each ion, assuming the implanted ion has replaced it on the lattice. 
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The + 1 model is applicable to both Monte Carlo and the default analytic implants and 
can be invoked by including the unit.dam parameter on the implant statement. A 
commonly applied variation to this model is to scale the number of generated 
interstitials. In ATHENA, this can be done using the parameter damfact on the 
implant statement. 
3.3 Device Simulator-ATLAS 
Device simulator is being used to predict the terminal characteristics of 
semiconductor devices for DC, AC small signal and transient stimuli, by solving the 
fundamental physics equation describing the dynamics of carriers in semiconductor 
devices. The device simulator used in this work is Si/vaco ATLAS 2D Simulation 
Framework. One of the most important modules in this framework which is used 
extensively in the CMOS simulation is the S-PISCES. It is a powerful and accurate 
two-dimensional device modeling program that simulates the electrical characteristics 
of silicon based semiconductor devices including MOS, bipolar, SOl, EEPROM and 
power device technologies. ATLAS is often used in conjunction with the ATHENA 
process simulator. In this work, ATHENA will be used initially to predict and generate 
the physical structures associated with the specified process sequence. The resulting 
physical structures are then used as input by ATLAS, which then predicts the electrical 
characteristics associated with the specified bias conditions. By combining ATHENA 
and ATLAS, the impact of process parameters on device characteristics can be easily 
determined. 
3.3.1 Definition of Material Parameters and Models 
All materials can be categorized into three classes: semiconductors, insulators and 
conductors. A different set of parameters are required for each class. However, default 
parameters for materials properties used in device simulation are already available for 
many materials. To specify physical model, models and impact statement are used. 
This physical models can be grouped into five classes namely mobility, 
recombination, carrier statistics, impact ionization and tunneling. To specify interface 
charge density and surface recombination velocity, interface statement is used. 
Meanwhile, the contact statement is used to specify the metal work function of 
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electrodes. In this work, only the physical models for recombination and mobility are 
specified. 
3.3.2 Selection of Numerical Methods 
There are basically three types of solution techniques: (a) decoupled (gummel), (b) 
fully-coupled (newton) and (c) block. 
In Gummel method, each iteration solves for each unknown in tum keeping the other 
variables constant, repeating the process until a stable solution is achieved. Gummel 
iteration typically converges relatively slowly, but the method will often tolerate 
relatively poor initial guesses. The Newton method on the other hand, solves the total 
system of unknowns together. This method is useful when the system of equations is 
strongly coupled and has quadratic convergence. The Newton method may however, 
spend extra time solving for quantities which are essentially constant or weakly 
coupled. Newton also requires a more accurate initial guess to the problem to obtain 
convergence. The block methods will solve some equations fully coupled while others 
are de-coupled. It can be useful to start a solution with a few Gummel iterations to 
generate a better guess and then switch to Newton to complete the solution. In this 
work the Gummel Newton iteration method is selected. 
3.3.3 Specification of Solutions 
ATLAS is able to calculate DC, AC small signal and transient solutions. In order to 
obtain solution, the voltages need to be defined on each electrode in the device. 
ATLAS will then calculate the current through each electrode. Internal quantities such 
as carrier concentrations and electric fields throughout the device can also be 
calculated by ATLAS. 
3.3.4 Analysis of Results 
There are three types of outputs produced by ATLAS tool, namely the runtime outputs, 
log files and solution files. The runtime output stores the run-time messages produced 
by ATLAS which typically include important values extracted from the simulation. All 
error messages also go to the run-time output. The log files on the other hand, store 
the de, ac small signal and transient terminal characteristics for a sequence of solve 
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statements. For example, in de simulations, the terminal characteristics that are saved 
are current and voltages for each electrode. These log files are typically viewed in 
Tonyplot. Parameter extraction on data in log files can be done in Deckbuild. 
Meanwhile, the physical quantities of the structure at each grid node for a single bias 
point are stored in solution files. Any evaluated quantity within the device structure in 
question, from doping profiles to electron concentrations and electric fields can thus 
be viewed by the user. 
3.4 Summary 
The use of numerical simulator proves to be indispensable in this research work as it 
provides flexibility in between performing virtual fabrication of the device at hand, 
and in performing instant characterization of the electrical parameters using easy 
interface. The flexibility features between process and device simulation allows 
considerable amount of time to be saved. Important parameters such as the 
requirement for grid definition, the correct modeling of substrate depth and the correct 
selection of physical models plays an important role in determining and ensuring the 
success and accuracy of simulation work performed. As such, these parameters should 
be looked into and noted carefully prior to performing the device design which will be 




This chapter provides an overview of the process and device simulation design of the 
0.35 11m and the successive 0.25 11m CMOS transistor. Process recipe of 0.35 11m 
CMOS by UC Berkeley Microfabrication Lab (Horvath et a/., 2005) serves as the 
design basis. Included are the summary of the simulation design methodology, the 
flow of front-end processes used in the design and the summary of parameters used in 
both process and device simulation. 
4.1 Simulation Design Methodology 
In the process of downscaling the 0.35 11m CMOS transistor to 0.25 11m, a "two-step 
design" approach is proposed. The first design step involves conversion of physical 
data of 0.35 11m CMOS to simulation environment and extraction of the associated 
electrical parameters. This is followed by the second design step which constitute 
miniaturization of 0.35 11m to 0.25 11m CMOS through downscaling. A scaling factor, 
K of 1.4 which is derived from direct division of 0.35 11m with 0.25 11m is adopted for 
selected parameters. Electrical characterization is then performed to evaluate the 
performance of the downscaled 0.25 11m CMOS. For both 0.35 11m and 0.25 11m 
CMOS, a separate simulation is performed for NMOS and PMOS respectively in 
order to save up computation times. Both NMOS and PMOS device structure have 
been simulated from starting wafer until contact hole opening. A summary of 
simulation design methodology proposed and adopted in this work is illustrated in 
Figure 4.1. 
The parameters selected for scaling purposes are of physical gate length (Lg), gate 
oxide thickness (t0x}, threshold-adjust implant doping and the supply voltage (VdtU· Lg 
which is the smallest feature of the MOSFET patterned by lithography and etching is 
scaled down to 0.25 11m from the initial 0.35 11m. As Lg is scaled down, lox must also 
be decreased to enhance the gate control in creating or stopping the inversion channel 
by the gate electrode. According to NTRS (1997), lox of 40-50 angstrom is required 
for the 0.25 11m technology. In this work, lox is scaled down from 80 angstrom in the 
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0.35 J..lm simulation, to 57 angstrom in the 0.25 J..lm simulation. For threshold-adjust 
implant doping, the doping levels is increased by a factor of 1.4 for each of the 
respective NMOS and PMOS. An increase in the channel doping is necessary in 
addition to the reduction in the lox to reduce short-channel effects (Zeitzoff, 1999). To 
avoid the break down of oxide and ensuring constant electrical field across source and 
drain (constant-field scaling), vdd is also decreased as lox is decreased. In this 
simulation, vdd is reduced from 3.3 v in the 0.35 J..lm simulation, to 2.5 v in the 
0.25 J..lm simulation as per guideline given in NTRS (1997). 
PHYSICAL SIMULATION ENVIRONMENT 
ENVIRONMENT 
I" STAGE z•d STAGE 
0.35 11m NMOS/PMOS 0.25 11m NMOS/PMOS 




I DevEdit I I DevEdit I 
... ... 
I ATLAS I l ATLAS I 
Figure 4.1: Summary of design methodology adopted in the downscaling of 0.35 J..lm 
CMOS transistor to 0.25 J..lm 
4.2 Summary of Front-end Processes 
To lay a ground for further discussion, the processing sequence adopted for the 
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Figure 4.2: Summary of process flow for the CMOS simulation design 
46 
47 
It should be noted that an above illustration is used to show the simulation of half of 
the transistor structure. To obtain the complete structure, a "mirror" command is 
invoked, and an example of the complete transistor structures generated is shown in 
Figure 4.3. 
Figure 4.3: Complete transistor structure generated by ATHENA for the 0.25 Jlm 
NMOS 
The following describes each of the processing sequence as illustrated in Figure 4.2 in 
detailed. A starting wafer of p-type is used at the start of the fabrication process. Two 
separate wells are then formed for n-channel and p-channel transistor, in a process 
called a "twin well" process. The "twin-well" process allows the doping profiles of 
each of the device types to be set independently, unlike the single well where well-
doping must always be higher than the doping of the substrate in which one type of 
device is made (Wolf, 1995). This is then followed by field-implant (channel-stop 
implant) which is applicable for n-channel transistor only. Ion implantation is used to 
form a p-type doped isolation region before the thick field oxide growth. The field-
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implant is used to form guarding rings around the active regions, which helps to 
electrically isolate neighboring transistors. 
Next, field-oxide is formed to isolate neighboring transistors on a chip surface. The 
LOCOS technique which is based on the principle of growing the field oxide in 
selected regions instead of selectively etching away the active areas after oxide 
growth, is being used to form the field-oxide. The threshold adjustment implants are 
then made with BF2 and phosphorous to adjust the V,h for the respective NMOS and 
PMOS. This is later followed by gate oxidation and deposition of undoped 
polysilicon. 
An implantation using arsenic for n-channel and BF2 for p-channel MOS transistors is 
then carried out to form a shallow lightly-doped source and drain extensions. This is a 
standard process called the LDD which was devised to improve reliability against hot-
carrier instability of a transistor by avoiding electric field concentration. The concept 
of LDD is the insertion of a graded profiled, n- drain region between the n + part of the 
drain and the channel region. The n- region sustains the drain voltage over a longer 
region and thus reduces the peak electric field which is predominantly lateral at the 
drain (Tasch et al., 1990). 
The sidewall spacers are then formed after the LDD implant by depositing a 
conformal silicon oxide on the silicon surface. This is followed by an anisotropic etch, 
a mechanism that etches only in the downward vertical direction and not along the 
silicon surface. Along the sides of the polysilicon, the vertical thickness of the oxide 
layer will be much thicker than on top of the polysilicon. All of the deposited 
insulator is then removed except for a wedge along the sides of the polysilicon lines. 
These sidewall spacers are used to provide a diffusion buffer for the dopant in the 
source and drain junction. 
This is followed by the formation of deep source and drain in the regions adjacent to 
the side wall using phosphorous for NMOS and boron for PMOS. At the same time 
the source/drain contacts are doped, the polysilicon gates are also doped by ion 
implant. A dual doped poly scheme is employed whereby the poly gate is doped with 
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n + dopants for NMOS and p + dopants for PMOS. The fabrication of dual doped poly 
gates creates a surface-channel PMOS which will have higher immunity against short-
channel effects (Lee eta/., 2000). 
After the source/drain implant, RT A process is employed to repair the damage to the 
lattice by restoring the single-crystal structure and activating the dopant. RTA is being 
used instead of conventional furnace diffusion to minimize dopant diffusion and to 
produce ultra shallow junctions. This is then followed by a silicidation process. 
Silicidation is a process of forming a surface layer of a refractory metal silicide on 
silicon. In this work, titanium is being deposited on the silicon (gate polysilicon and 
source drain regions) and a layer of silicide is formed when the two substances react 
at elevated temperatures. The resistivity of titanium silicide which is of 12-25 )!0-cm 
is the lowest among various metal silicides (Kim et a/., 1998). After silicidation, the 
phosphor-silicate glass (PSG) is deposited and subjected to a reflow process for 
smoothness. This is followed by contact holes opening made by etching. The 
summary of process parameters used in the simulation of0.35 )lm and 0.25 )lm MOS 
transistors is tabulated in Table 4.1 and 4.2 respectively. 
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Table 4.1: Summary of process parameters used in the simulation of 0.35 1.1m MOS 
transistor 
Process Flow NMOS PMOS 
Starting wafer • wafer orientation <100> 
• boron concentration=3x 10
14 cm·3 
Well-implant • Boron • Phosphorous 
• 5xl0 12 cm·
2 
• lxl0 13 cm·2 
• 60keY • 150 keY 
Field-implant • Boron • Nil 
• 2xl0 13 cm·2 
• 80 keY 
LOCOS • diffuse time= 120 min 
temp = 1000 °C 
wet 0 2 
• diffuse time = 20 min 
temp= 1000 oc; 
nitrogen 
Y,h-implant • BFz • Phosphorous 
• 4xl012 cm·2 • 2xl012 cm·2 
• SO keY • 30keY 
Gate oxidation • diffuse time = 17 min 
temp= 900 °C 
dry 02 
• diffuse time = 30 min 
temp = 1000 °C 
nitrogen 
Polysilicon • deposit poly thickness= 0.25 1.1m 
deposition 
LDD implant • Arsenic • BFz 
• 5xl013 cm·2 • 5xl0 13 cm·2 
• 30 keY • lOkeY 
• tilt= 7 & -7 degree • tilt= 7 & -7 degree 
• rotation = 0 degree • rotation = 0 degree 
Spacer formation • deposit oxide thickness=0.3 urn 
Gate & S-D • Phosphorous • Boron 
implant • 3xl015 cm·2 • 3xl0 15 cm·2 
• 40keY • 20keY 
S-D anneal • diffuse time = 10 sec 
temp= 900 °C 
nitrogen 
• diffuse time = 5 sec 
temp= 1050 °C 
nitrogen 
Silicidation • deposit titanium thickness = 0.03 1.1m 
PSG deposition • deposit oxide thickness= 0.7 urn 
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Table 4.2: Summary of process parameters used in the simulation of0.25 ~m MOS 
transistor 
Process Flow NMOS PMOS 
Starting wafer • wafer orientation <100> 
• boron concentration=3x1 014 cm-3 
Well-implant • Boron • Phosphorous 
• 5x1012 cm·2 • 1x1013 cm·2 
• 60keY • 150 keY 
Field-implant • Boron • Nil 
• 2x10 13 cm-2 
• 80keY 
LOCOS • diffuse time= 120 min 
temp = 1000 °C 
wet 02 
• diffuse time = 20 min 
temp = 1000 °C 
nitrogen 
Y th-implant • BF2 • Phosphorous 
• 5.6x1012 cm-2 • 2.8xl 012 cm-2 
• 50 keY • 30keY 
Gate oxidation • diffuse time = 25 min 
temp= 850°C 
dry 02 
• diffuse time = 30 min 
temp = 1000 °C 
nitrogen 
Polysilicon • deposit poly thickness= 0.25 J.liD 
deposition 
LDD implant • Arsenic • BF2 
• 5x1013 cm-2 • 5x1013 cm-2 
• 30keY • JOkeY 
• tilt = 7 & -7 degree • tilt = 7 & -7 degree 
• rotation = 0 degree • rotation = 0 degree 
Spacer formation • deposit oxide thickness=0.3 J.lm 
Gate & S-D • Phosphorous • Boron 
implant • 3x1015 cm-2 • 3x1015 cm-2 
• 40keY • 20keY 
S-D anneal • diffuse time = 10 sec 
temp= 900°C 
nitrogen 
• diffuse time = 5 sec 
temp= 1050 °C 
nitrogen 
Silicidation • deposit titanium thickness = 0.03 J.lm 
PSG deposition • deposit oxide thickness= 0.7 ~m 
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4.3 Process Simulations 
Process simulation was carried out using ATHENA software package which is an 
advanced 20 process simulation tool set. The most important tool of ATHENA is 
SSUPREM4 which is the state-of-the-art 10 and 20 semiconductor process simulator 
used in the design, analysis and optimization of silicon fabrication technologies and 
device structures. Description of the design parameters used in this work such as the 
grid definitions, substrate depth modeling and the physical models chosen is 
highlighted. Unless otherwise specified, the descriptions of the design parameters are 
applicable to both the 0.35 11m and 0.25 11m process simulations. Figure 4.4 illustrate 
the sequence for process simulations. It can be seen that the transistor structure 
generated in ATHENA is later fed into DevEdit for mesh modifications. 
ATHENA Grid definitions 
·--- --------------------------, Specification of 
Define the physical models to -1---~ fabrication process 




and generation of 
structure files (.str) 
Extraction of 
process parameters 
of interest: xj. 
surface 
concentration etc. 
" to DevEdit 
Figure 4.4: Sequences of process simulations in ATHENA 
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4.3.1 Grid Definitions 
The process design starts with the definition of grid in the silicon structure of 5 
micron in length and 25 micron in depth. Pointed right along the structure (x-axis), the 
grid size used is of between 0.05 to 0.1 micron. Pointed down to the depth of the 
structure (y-axis), the grid size used is of between 0.05 to 0.4 micron. The smallest 
grid size used is of 0.05 micron which extends from the wafer surface into the 
substrate depth (y-axis) of 0.4 micron. In between the depth of 0.4 to 6 micron, the 
grid size used is of 0.1 micron. Elsewhere, extending deeper into the substrate, the 
grid size used is of 0.3 and 0.4 micron. It should be noted that finer grid is needed 
only in the upper portion of the structure where doping occurs. Near the bottom of the 
substrate, the grid points may be placed quite far apart as all that is required is that 
there are sufficient grid points to model the gradient of interstitials in this region 
(Silvaco Int., 2001). Figure 4.5 shows the grid used in the simulation work of CMOS 
transistor. 
-- •awo ........ .,_ 
Figure 4.5: Plot ofthe grid used in the simulation work of CMOS transistor 
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4.3.2 Modeling of Substrate Depth 
As mentioned in Chapter 3, an extended depth of the simulated structure (25 J.lm) is 
needed at the start of the simulation to enable adequate sink of point defects during 
subsequent process simulations. Silvaco Int. (2001) stated that point defects have 
large diffusivities than dopants and may therefore diffuse down to the bottom of the 
structure during a simulation and thus, a substrate depth of 20-25 J.lm is usually 
recommended. If the simulation structure is too shallow, an unphysically high defect 
concentration might be obtained in the regions where dopant profiles are present. This 
will lead to high concentration of dopant diffusion and inaccuracies of simulation 
results. Figure 4.6 shows an example of the simulated structure of 0.25 J.lm PMOS 




· • . .. . , · l . , • 
-
l .. 5 
Figure 4.6: Simulated structure of 0.25 J.lm PMOS transistor with substrate depth of 
25 J.lm 
4.3.3 Selection of Physical Models 
4.3.3 (a) Oxidation Models 
For oxidation, the default compress model which is recommended by Silvaco Int. 
(200 1) for planar and non-planar structure is being used throughout the simulation. 
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4.3.3 (b) Diffusion Models 
For diffusion, the fully-coupled model is initiated by using the method full.cpl 
statement. With this model, the diffusion of the defects is influenced by the diffusion 
of the dopants by the addition of the joint pair fluxes to the flux terms in the 
governing equation of the defects. There is now a two-way interaction between the 
diffusion of dopants and the diffusion of point defects. 
4.3.3 (c) Implant Models 
For the simulation of the implant process steps, Silvaco's SVDP (Sims Verified Dual 
Pearson) models are used as all of the implants fell within the parameter ranges of 
SVDP look-up tables. These implant tables contains dose, energy, tilt, rotation angle 
and screen oxide thickness dependence for a particular implant species 
(Silvaco Int., 2001 ). The transient-enhanced diffusion (TED) is also accounted for by 
enabling the unit.damage parameter. TED refers to diffusion enhancement due to 
defects introduced during heavy implants and causes enhanced diffusion being several 
orders of magnitude higher than the intrinsic values (Ozturk eta/., 1998). The residual 
damage from the SID implants is a major source of such defects. RTP at relatively 
high temperatures of 900°C or more is very effective at reducing the TED 
(Rodder et al., 1995). Both NMOS and PMOS simulation uses the +1 model, as 
described in Section 3.2.4(c). 
4.4 Device Simulations 
After remeshing of grid in DevEdit, the subsequent generated structure is exported to 
ATLAS which is a software package for device modeling tool. In the following 
section, descriptions of parameters used in electrical characterization are highlighted. 
Included are specifications of work function for gates, selection of physical models, 
specification of interface properties, specification of number of carriers, selection of 
numerical methods and summary of descriptions on biasing conditions and 
subsequent extract statement. Unless otherwise specified, the descriptions of the 
design parameters are applicable to both the 0.35 J.lm and 0.25 J.lm device simulations. 
Figure 4. 7 illustrate the sequence of device simulations. 
ATLAS 
Structure file (.str) from DevEdit 
is exported to ATLAS 
0 
" 1 
Specification of physical models, interface 
properties and numerical methods to be used 
~ 
Specification of biasing conditions and 
extract statement 
Extraction of electrical parameters of 
interest: V,ho Idsab loffand S, 
Figure 4.7: Sequences of device simulations in ATLAS 
4.4.1 Specification of Work Function for Gates 
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In this work, the dual-doped poly approach is being adopted, whereby the gate is 
doped by the same dopants that made up the source and drain area (both being a 
surface-channel device). For NMOS, n+ dopant is being used while for PMOS, the p+ 
dopant is being used to dope the respective gates. In addition, titanium is also being 
used for silicidation process on the source, drain and gate area. Titanium is chosen 
because its resistivity of 12-25 11n-cm, is the lowest among various metal silicides 
(Kim et al., 1998). The Titanium Silicide (TiSh) formed after the silicidation process 
is then defined as the gate. No work function is assigned to the TiSi2 electrode to 
ensure that it behaves as an ohmic rather than a Schottky contact. The effective work 
function of the poly gate will then be correctly calculated from the doping profile in 
the polysilicon. 
4.4.2 Specification of Physical Models 
Physical models are specified using the models statements. In this work, the physical 
models adopted for MOS simulation is based on the recommended models by 
Silvaco Int. (2002) which is the Lombardi mobility model (cvt) and Shockley-Read-
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Hall (srh) recombination model. The cvt model enables the modeling of mobility as 
having a dependence on the transverse field. This is particularly important in 
MOSFET simulation as it takes into account mobility effects associated with 
inversion layers. The srh recombination model which is also turned on for device 
simulation is being used in almost all simulations and is based on fixed lifetimes. 
4.4.3 Specification of Interface Properties 
The interface statement is used to define the interface charge density and surface 
recombination velocity at interfaces between semiconductors and insulators. In this 
work, the default value which is of3xl01° C-cm-2 is being used 
4.4.4 Specification of Number of Carriers 
The default two-carrier solution is being used in the device simulation. This will cause 
ATLAS to solve both electron and hole continuity equations. 
4.4.5 Specification of Numerical Methods 
In this work, a combined algorithm of Gummel Newton numerical method is being 
selected to be used throughout the device simulation. Gummel iteration can refine 
initial guess to a point from which Newton iteration can converge. The solver will first 
start with Gummel iterations and then switch to Newton to complete the solution. This 
is the most robust method but consumes higher simulation times. 
4.4.6 Specification of Biasing Conditions and Parameter Extractions 
In all simulations, the device starts with zero bias on all electrodes. Then, the voltage 
on each of the electrodes in the device is specified. With that, ATLAS can now 
calculate the current through each electrode. Solutions will be obtained by stepping 
the biases on electrodes from the initial equilibrium condition and then saving the 
results using the log or save statement. The log statement has to be inserted in the 
program before sweeping the bias on the gate electrode (for generating Id- Vg curve), 
or on the drain electrode (for generating Id- Vd curves). After the logfile are saved, 
they can then be displayed in Tonyplot by specifying the associated filename. To 
extract the device parameters, the extract command is provided within the Deckbuild 
environment. Details on each of the biasing conditions specified in ATLAS to extract 
58 
the parameters of V,h, Idsar. laff and S, will be further described in Chapter 5. The 
results of the extraction will be displayed in the run-time output and will be stored in 
the file results.final. 
4.5 Summary 
In this simulation design work, a "two-step" design approach is proposed and adopted 
for the downscaling process of 0.35 Jlm CMOS transistor to 0.25 Jlm. The first design 
step involves conversion of the 0.35 Jlm physical data to simulated environment while 
the second design step involves miniaturization to a smaller 0.25 Jlm CMOS transistor 
geometries by using a scaling factor, Kof 1.4. In this work, the transistor is simulated 
from starting wafer until the formation of contact holes. Descriptions of the 
parameters adopted in the simulation such as the grid definitions, the modeling of 
substrate depth and the selection of the process and device physical models are also 
discussed in details. 
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CHAPTERS 
RESULTS AND DISCUSSIONS 
This chapter reports on the results obtained from the simulations of the 0.35 11m and 
0.25 11m CMOS transistor. Device parameters extracted from 1-V curves comprising 
of threshold voltage (V,,J, saturation current (/dsaJ, off-state leakage current {l0jj) and 
subthreshold swing (SJ are reported. Descriptions of the method used for extracting 
each particular parameter and the related biasing conditions are also included. 
5.1 Results for 0.35 Jim MOS Simulations 
The results obtained from the simulations of 0.35 11m MOS transistor are evaluated 
against the actual measured values and device design specification stated in several 
literatures. Summary of the comparisons made is tabulated in Table 5.1. 
Table 5.1: Comparison of electrical parameters obtained from the 0.35 11m MOS 
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5.1.1 Results on Threshold Voltage (V1JJ Extraction 
In this work, the linear extrapolation method is being used to extract the V,h from the 
simulation. When using the linear extrapolation method, the ld is measured as a 
function of Vg at a low Vd of typically 50-100 m V to ensure operation in the linear 
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MOSFET (Schroder, 1990). The Id versus Vg curve is then extrapolated to Id=O and 
the V,h is determined from the extrapolated or intercept gate voltage Vgs; by the 
following equation (Schroder, 1990): 
v,h = vgsi -(~) (5.1) 
For extraction of V,h in this simulation, the hVg curve is first plotted and the sequence 
of solve statements are then set to ramp the gate bias with the drain voltage, 
Vd = 0.05 V for NMOS simulation and Vd = -0.05 V for PMOS simulation. Solutions 
are obtained in intervals from 0 V to 1.5 V for the gate voltage, VgofNMOS and 
from 0 V to -1.5 V for VgofPMOS. 
The V,h obtained from the 0.35 11m simulation is 0.63 V for NMOS and -0.49 V for 
PMOS as illustrated in Figure 5.1 and 5.2 respectively. For NMOS, the simulation 
value obtained is found to be much closer to results obtained by Horvath et a/. (2005) 
with a difference of only 6%. However, if compared to the specification set in 
Mat Rusin eta/. (2000), this simulation value is found to be 14% higher. For PMOS, 
the simulation value obtained is found to be 10% and 14% lower when compared to 
values reported in Mat Rusin et a/. (2000) and Horvath et a/. (2005) respectively. 
These variations could be due to the fact that different references are adopting 
different methods and parameters in producing the 0.35 11m CMOS transistor. As 
these methods and parameters are not disclosed explicitly, direct comparisons and 























D 112 ... 11.5 .... 1 1.2 lA u 
Gate voltage, Vg (V) 
Figure 5.1: Drain current, ld versus gate voltage, Vg for 035 J.lffi NMOS transistor in 
the linear region with vd = 0.05 v 
• -O.Z -DA -0.1 -OA -1 -1.l -1A -1· Gate voltage, Vg (V) 
Figure 5.2: Drain current, ld versus gate voltage, Vg for 0.35 Jlm PMOS transistor in 
the linear region with vd = -0.05 v 
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It should be noted that even though a low v,h is desirable, too low v,h will lead to 
excessive leakage current. Ioff This is because the transistor tum-off rate is largely 
driven by thermally activated diffusion and is independent of power supply voltage 
and channel length. For every 0.1 V reduction of V,h, the l 0ffwould further increase by 
about 10 times and thus, a minimum V,h of 0.3-0.4 V is required for room temperature 
CMOS devices, below which the standby power due to Io.ffbecomes prohibitively high 
(Taur et al., 1997). Figure 5.3 shows an exponential relationship between Ioff and V,h . 
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Figure 5.3: Exponential relationship between off-state-leakage current, Ioffand 
threshold voltage, V,h (Reproduced from Purdue Univ., 2003) 
5.1.2 Results on Saturation Current Extraction 
Saturation current is also known as Idsot or Ion· It refers to how much current is carried 
in the "ON" state of a MOSFET and provides a measure of current drive capability. 
For extraction of Idsat in this work, three I a Vd curves are required at different Vg. For 
each of the Vg where Vg = 1.1 V, 2.2 V and 3.3 V for NMOS and Vg = -1.1 V, -2.2 V 
and -3.3 V for NMOS, a solution with Vd= 0 Vis simulated and the results is saved to 
a solution file. A log file is opened and the ramp of Vd is set. The three Ia Vd curves 
are then overlaid in Tonyplot. At the end of the simulation, the extract statement is 
used to measure the maximum drain current, Id· 
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As can be seen from Figure 5.4 and 5.5, ldsat obtained is 552 JlNJlm for NMOS and 
251 JlNJlm for PMOS respectively. A higher value of Idsat is desirable as it implies a 
faster speed device. For NMOS, the ldsat value obtained from the simulation is found 
to be closer to specification set in Mat Rusin et a/. (2000) by a difference of only 
0.36%. However, when compared to the specification set in NTRS (1997), this 
simulation value exhibits slightly larger difference of 8%. As for PMOS, lower values 
of ldsat by 3.5% and 10% are obtained from the simulation as compared to 
specification set in Mat Rusin eta/. (2000) and NTRS (1997) respectively. 
As evident in Figure 5.4 and 5.5, true saturation of Id can be observed without any 
drastic increase as compared to Figure 2.5 (a) in Chapter 2. This lead to the 
confirmation that the 0.35 Jlm MOS transistor design does not experience punch 
through phenomenon. 
AT\A3 OVERLAY 
Dm from multiple Qln 
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Figure 5.5: Plot of Drain current, /dversus drain voltage, Vd for 0.35 ~m PMOS 
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5.1.3 Results on Off-state Leakage Current Extraction 
Ideally, /d should fall to zero very quickly after Vg falls below V,h. However, below the 
V,h, the transistor is partially conducting and the region is referred to as weak 
inversion. The corresponding /d that flows in this weak inversion region is referred to 
as off-state leakage current, I off- I off refers to how much leakage current flows in the 
"OFF" state of a MOSFET and it determines the tum-off characteristics of the device. 
According to Iwai & Ohmi (2000), for small gate length, the high potential region 
near the drain touches the source in a deeper place where the gate bias cannot control 
the potential resulting in a leakage electron current from source to drain via the space 
charge region, even in the "off' state. An increase in lo!Jimplies that the gate doesn't 
have full control of turning the device off. With the goal to realize fast circuits, lo!J 
should be made as low as possible. 
The off-state leakage current, Io!J parameter can be extracted from the subthreshold 
transfer characteristics. A simple log/,t-Vg curve is generated with Vd = 3.3 V for 
NMOS and with Vd = -3.3 V for PMOS. The Vg is ramped from 0 V to 3.3 V in 0.1 V 
incremental steps for NMOS and from 0 V to -3.3 V in -0.1 V incremental steps for 
PMOS. The Id which corresponds to Vg = 0 V is taken as the off-state leakage current, 
lofT· Refer Figure 5.6 and 5.7 for the / 0.ffextracted for the 0.35 11m NMOS and PMOS 
which is of0.1 pNflm and 0.5 pNflm respectively. 
The / 0.ffObtained in the simulation of both the 0.35 11m NMOS and PMOS is found to 
be 93%-99% lower as compared to specification set in Mat Husin et a/. (2000), 
Horvath eta/. (2005) and Silvaco Resource Ctr. (1994). A much smaller values of !off 
obtained in the simulation is desirable as it demonstrates that the leakage current that 
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Figure 5.6: Plot of log drain current, /ogld versus gate voltage, V8 with Vd = 3.3 V for 
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Figure 5. 7: Plot of log drain current, /ogld versus gate voltage, V8 with Vd = -3.3 V for 
0.35 J.lm PMOS 
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5.1.4 Results on Subthreshold Swing Extraction 
Subthreshold swing, S, is a measure of how much of a change in Vg (below V,h) is 
required to change the off-current in the device by a decade (magnitude of 10 on a 
logarithmic scale). The usual subthreshold plot is logld versus Vg for Vd > kT/q. The 
inverse of the slope is then defined as the S, (Wolf, 2000). 
dV 
s = g 
' d(logld) 
(5.2) 
If a MOSFET exhibits a steep decline in Id as Vg is decreased below V,h, its S, value 
will be small. A small value of S, (meaning a steep decline in Id as Vg is decreased 
below V,h ) is desirable as it implicate that only a small reduction of Vg below V,h can 
effectively tum off the device, whereas a large S, value (meaning a gradual slope in 
logld versus Vg) implicates that a significantly large Id may still flow in the OFF state 
when Vg = 0 V (Wolf, 1995). 
In this simulation work, S, is extracted from a logld-Vg curve with Vd = 0.05 V for 
NMOS and Vd = -0.05 V for PMOS simulation. The Vg is ramped from 0 V to 3.3 V in 
0.1 V incremental steps for NMOS and from 0 V to -3.3 V in -0.1 V incremental steps 
for PMOS. The reciprocal of the maximum slope of the curve Vg versus logld is then 
defined as the S,. Refer Figure 5.8 to 5.9 for S, extracted for NMOS and PMOS 
respectively. 
The S, value obtained in the simulation work of 0.35 Jlm NMOS and PMOS is 
between 83-85 mY/dec which means that the subthreshold current drop by a factor of 
10 for a reduction in Vg of 83-85 mV. This is well below the specification set in 
Mat Husin et a/. (2000) and values reported in Horvath et a/. (2005). The differences 
of only 2%-8% as compared to reported literatures implies a transistor design with 
good tum-off characteristics. 
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Figure 5.8: Plot of log drain current, logld versus gate voltage, V8 with Vd = 0.05 V 
for 0.35 1.1m NMOS 
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Figure 5.9: Plot of log drain current, logld versus gate voltage, V8 with Vd = -0.05 V 
for 0.35 1.1m PMOS 
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5.2 Results for 0.25 J.lm MOS Simulations 
Upon successful conversion of the 0.35 J.lm MOS physical data to simulated 
environment, the process of downscaling to geometries of 0.25 Jlm begun. The results 
obtained from the simulations of 0.25 Jlm MOS transistor are again evaluated against 
the actual measured values and device design specification stated in several 
literatures for that particular technology. Summary of the comparisons made is 
tabulated in Table 5.2. 
Table 5.2: Comparison of electrical parameters obtained from the 0.25 Jlm MOS 
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5.2.1 Results on Threshold Voltage (VaJ Extraction 
The method used for extracting the V,h is the same as described in section 5.1.1. For 
the 0.25 Jlm CMOS, the V,h obtained is 0.51 V for NMOS and -0.40 V for PMOS as 
illustrated in Figure 5.10 and 5.11 respectively. For NMOS, the simulation value 
obtained is found to be much closer to specification set in Woerlee et a!. ( 1992) with a 
difference of 15%. However, a higher V,h difference of 28% is observed when 
compared to values obtained by Chang et al. (1992). For PMOS, the simulation value 
obtained IS found to be in good agreement with values obtained by 
Chang et al. (1992). However, a high V,h difference of 33% is observed when 
compared to specification set in Woerlee et a!. (1992). As stated previously, the 
differences in the values obtained in simulation as compared to various reported 
literatures are very much depended on the various techniques and parameters adopted 
in each of the transistor fabrication sequences. As this information is not disclosed, 
the differences in the values obtained could not be accounted for. 
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Figure 5.10: Drain current, Id versus gate voltage, V8 for 0.25 Jlffi NMOS transistor in 
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Figure 5.11: Drain current, Id versus gate voltage, V8 for 0.25 Jlm PMOS transistor in 
the linear region with vd = -0.05 v 
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5.2.2 Results on Saturation Current Extraction 
The same sequence as of 0.35 Jlm is applied to extract the Idsat· However, five h·Vd 
curves are required at different V8 . For NMOS simulation, the V8 used is V8 = 0.5 V, 
1.0 V, 1.5 V, 2.0 V and 2.5 V while for PMOS simulation, the V8 used is V8 = -0.5 V, 
-1.0 V, -1.5 V, -2.0 V and -2.5 V. From the simulated Figure 5.12, it can be seen that 
Idsar obtained for 0.25 Jlm NMOS is 296 flA/flm at Vd= V8 = 2.5 V. Meanwhile, Figure 
5.13 denotes that for0.25 Jlm PMOS, Idsar obtained is 181 flA/flm at Vd= V8 = -2.5 V. 
The results of Idsat obtained from the 0.25 Jlm simulation are 296 JlAIJlm for NMOS 
and 181 f.LAIJ.lm for PMOS respectively. For NMOS, the Idsat value obtained from the 
simulation is found to be 40%-50% lower as compared to specification set in NTRS 
(1997) and Asai & Wada (1997). A lower Idsat value is also obtained from the 
simulation of PMOS when compared to specification set in NTRS (1997) and 
Asai & Wada ( 1997) by 28%-40%. A low Idsat obtained from the downscaling process 
could be due to the fact that direct scaling is being performed in the design of0.25 Jlm 
transistors from the 0.35 Jlm geometry transistor without alterations on the existing 
structure. It has been reported that an introduction of halo implant to a transistor 
structure can lead to higher Idsar as with a given V,h, the halo device has a more abrupt 
drain-channel junction and higher channel mobility than a non-halo device 
(Intel Tech. Journal, 1998). 
Again, as evident in Figure 5.12 and 5.13 respectively, the downscale device of 
0.25 Jlm MOS transistor exhibits no punch through phenomenon as true saturation of 
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Figure 5.13: Plot of Drain current, Id versus drain voltage, Vd for 0.25 J..lm PMOS 
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5.2.3 Results on Off-state Leakage Current Extraction 
The off-state leakage current, lofT parameter can be extracted from the subthreshold 
transfer characteristics. A simple /ogl,rV8 curve is generated with Vd = 2.5 V for 
NMOS and with Vd = -2.5 V for PMOS simulation. The V8 is ramped from 0 V to 
2.5 V in 0.1 V incremental steps for NMOS and from 0 V to -2.5 V in -0.1 V 
incremental steps for PMOS. The ld which corresponds to V8 = 0 V is then taken as 
the off-state leakage current, lofT· Refer Figure 5.14 and 5.15 for the lofT extracted for 
the 0.25 Jlm NMOS and PMOS respectively. 
In this work, the loJJObtained is between 0.4-2.0 pNJlm for both the 0.25 11m NMOS 
and PMOS simulation. This result which is of 80-96% lower is in good agreement 
with device design specifications stated in Woerlee et a/. ( 1992) which specify that loJJ 
should be< 10 pNJlm for that particular CMOS technology. 
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Figure 5.14: Plot of log drain current, logld versus gate voltage, V8 with Vd = 2.5 V 
for 0.25 J.lm NMOS 
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Figure 5.15: Plot of log drain current, logld versus gate voltage, V8 with Vd = -2.5 V 
for 0.25 J.lm PMOS 
76 
5.2.4 Results on Subthreshold Swing (SJ 
In this simulation work, S, is extracted from a logld-Vg curve with Vd = 0.05 Y for 
NMOS and with Vd = -0.05 Y for PMOS. The V8 is ramped from 0 Y to 2.5 Y in 
0.1 Y incremental steps for NMOS and from 0 Y to -2.5 Yin -0.1 Y incremental steps 
for PMOS. The reciprocal of the maximum slope of the curve V8 versus logld is then 
defined as the S1• 
From the simulated Figure 5.16, it can be seen that S, obtained for NMOS is 
82 mY/dec. Meanwhile, Figure 5.17 denotes that for PMOS, S, obtained is 
80 mY/dec. The S, value obtained in the simulation work of 0.25 ~m is between 
80-82 mY/dec, which means that the subthreshold current drop by a factor of 10 for a 
reduction in V8 of 80-82 mY. The simulation values with less than 5% difference are 
found to be in good agreement with S1 value set in Asai & Wada (1997) and values 
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Figure 5.16: Plot oflog drain current, logldversus gate voltage, V8 with Vd = 0.05 V 
for 0.25 J.lm NMOS 
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Figure 5.17: Plot of log drain current, logld versus gate voltage, V8 with Vd = -0.05 V 
for 0.25 J.lm NMOS 
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5.3 Results Comparison between 0.35 IJ.m and 0.25 1-1m Simulated data 
The following section describes the results obtained when the transistor is being 
scaled from the 0.35 J.lm to 0.25 J.lm CMOS technology using scaling factor,K of 1.4. 
Summary of results obtained by simulation of the 0.35 J.lm and 0.25 J.lm CMOS 
technology is tabulated in Table 5.3. 
Table 5.3: Comparison of electrical parameters obtained in simulated environment for 
between 0.35 J.lm and 0.25 J.lm CMOS technology 
vth I off St fdsat 
(V) (pA/J.lm) (mY/dec) (J.lAIJ.lm) 
NMOS PMOS NMOS PMOS NMOS PMOS NMOS PMOS 












It is expected that as technology is scaled down, device performance and density of an 
Integrated Circuit (IC) will be improved. From the above results, it can be seen that as 
technology is scaled down from 0.35 J.lm to 0.25 J.lm, the values of V1h will also 
decreased as expected when miniaturization is being performed. For NMOS, the V1h 
values show a reduction from 0.63 V to 0.51 V while for PMOS, the V1h values show 
a reduction from -0.49 V to -0.4 V for the shift from the 0.35 J.lm technology to 
0.25 J.lm technology. With each technology generation, lower V1h value is desirable as 
it implies that only a small V8 is needed to trigger the transistor operation. However, 
as described in the previous section, too low of V1h will lead to an excessive leakage 
current, loff. Therefore, during miniaturization process, fo.ff is another important 
parameter that should be looked into during the transistor design process. Proper 
trade-off should exist in between obtaining the desired value of V1h and at the same 
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time maintaining acceptable tolerable values of Ia.u: In this downscaling process, small 
values of foff of between 0.1-2.0 pAIJ.lm have been successfully maintained with the 
reduction in Vrh· This value which is well below the specification set by 
Woerlee et al. (1992) indicates that only a small value of leakage current flows when 
the transistor is not in operation. Another indicator of the turn-off characteristics of a 
MOSFET is the subthreshold swing, S,. Throughout the 0.35 J.lm and 0.25 J.lm 
simulation, a small value of S, of between 80-85 m V /dec has also been successfully 
maintained. These values show that the subthreshold current drop by a factor of 10 for 
a reduction in V8 of 80-85 mY, which is in good agreement with values reported and 
specification set in Mat Husin et al. (2000), Horvath et al. (2005), Chang eta/. (1992) 
and Asai & Wada (1997). As the transistor is scaled down to much smaller dimension, 
higher value of saturated drain current, fdsar is expected to be obtained as the carrier is 
now traveling much shorter distances between the source and drain. However, a lower 
value of fdsar is obtained when the transistor is scaled down from 0.35 J.lm to 0.25 J.lm 
which is in contradiction as per expected. As explained previously, this could be due 
to the fact that direct scaling is being performed on the 0.35 J.lm transistor without 
alterations on the existing structure. Further optimization work is needed to obtain 
higher values of fdsar, one of which is an introduction of halo implant 
(Intel Tech. Journal, 1998). In both the 0.35 J.lm and 0.25 J.lm simulations, it can be 
seen that the fdsar value of PMOS is lower than its NMOS counterpart. This is due to 
the fact that mobility of holes, f..Lp is less than mobility of electrons, f..Ln· 
5.4 Summary 
In both the 0.35 J.lm and 0.25 J.lm CMOS simulation, the values obtained are 
compared to several reported literatures where differences in the values obtained are 
discussed. It is found that in general, the simulation values obtained for both 
technology is within the range of values reported by other literatures. For the 
simulation of 0.35 J.lm NMOS and PMOS, a difference of 6%-14% is observed for V,h 
when compared to values obtained in other literatures. Meanwhile, a difference of 
between 0.4% to l 0% is obtained for comparison made on values of fdsar obtained in 
simulation and other reported works. For simulation results on loff and S,, both 
parameters exhibits a much better value as compared to the maximum allowable 
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specification set in other reported work. I off values is about 93%-99% lower than the 
maximum allowable specification while the S, values only shows difference of 
between 2%-8% as compared to specification. For the results on the 0.25 !lm NMOS 
and PMOS simulations, the V,h values obtained from the simulation differ from the 
reported literatures by about 15%-33%. However, for results of Idsa1, the values 
obtained is much lower than other reported work by 28%-50%. For results on I off and 
S, the values obtained is well below the maximum allowable specification set in other 
reported work. foJJ values is about 80%-96% lower than the maximum allowable 
specification while the S, values only shows difference of less than 5% as compared to 
specification. It should be noted that detailed discussions on the differences obtained 
in the simulation values as compared to the actual measured data and device design 
specification could not made as the methods and parameters used for designing the 
transistor varies and is not explicitly disclosed. However, the results obtained (except 
for Idsat of 0.25 !lm CMOS) falls in the range of accepted values of 0.35 !lm and 




This chapter summanzes and concludes the research work, together with 
recommendations for future studies. 
6.1 Conclusion 
In this work, a downscale device of 0.25 llm CMOS transistor has been designed and 
characterize from the initial 0.35 ~-tm CMOS technology by means of Silvaco 
A THEN A and ATLAS simulation tools. Besides being a cheaper alternative as 
compared to an expensive and time consuming fabrication process, another important 
benefit of using the TCAD Tools is that it enable a quick prediction of the electrical 
characteristics of a device design. Process recipe of 0.35 llm CMOS technology 
developed by UC Berkeley Microfabrication Lab (Horvath et a/., 2005) serves as the 
design basis. A "two-step design" approach is proposed in this work to study the 
feasibility of miniaturization process by scaling method. A scaling factor, K of 1.4 
(derived from direct division of 0.35 with 0.25) is adopted for selected parameters. 
The first design step involves conversion of physical data of 0.35 jlm CMOS 
technology to simulation environment. The results obtained are then used for 
subsequent miniaturization process which constitutes the second design step. Here, 
downscaling to a smaller geometry of 0.25 jlm CMOS transistor is carried out and the 
subsequent electrical characterization is conducted to evaluate its performance. 
The validation of the simulation results obtained is being made through comparison to 
actual measured data and also device design specification stated in other research 
work. It can be seen that for the 0.35 jlm simulations, the electrical characteristics 
obtained is comparable to those obtained in other reported literatures. Results on V1h 
obtained shows a difference of between 6%-14% as compared to values obtained in 
other reported work while values of ldsat obtained show a difference of between 0.4% 
to 10%. For simulation results on lo./J and St. both parameters exhibits a much better 
value as compared to the maximum allowable specification set in other reported work. 
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I off values is about 93%-99% lower than the maximum allowable specification while 
the S, values only shows 2%-8% differences as compared to specification. 
In the case of 0.25 Jlm simulations, the electrical parameters obtained is also 
comparable to the reported works and device design specifications, except for the 
results of ldsa1 which is lower than expected. For the V,h results, the values obtained 
from the simulation differ from the reported literatures by about 15%-33%. However, 
for results of ldsa1, the values obtained are much lower than other reported work by 
28%-50%. This could be due to the fact that direct scaling is being performed in the 
design of 0.25 Jlm transistor from the 0.35 Jlm geometry transistor without alterations 
on the existing structure. It has been reported that an introductions of halo implant to 
a transistor structure can lead to higher ldsa1 as with a given V,h, the halo device has a 
more abrupt drain-channel junction and higher channel mobility than a non-halo 
device (Intel Tech. Journal, 1998). For results on Iaff and S" the values obtained are 
well below the maximum allowable specification set in other reported work. /0.uvalues 
is about 80%-96% lower than the maximum allowable specification while the S, 
values only shows less than 5% differences as compared to specification. Even though 
comparison can be made between the simulated values and the actual measured data 
and device design specification, detailed descriptions on the reason for the differences 
could not be accounted for. This is as different literatures adopt different methods and 
parameters in designing their particular transistor where these detailed information is 
not made available to the public. 
From the values obtained in simulation, it is concluded that the use of numerical 
simulation software provides a pretty accurate results in predicting the main features 
of the transistors. To ensure successful simulation of the 0.35 Jlm technology in the 
first design step, the basis of some of the important parameters that need to be studied 
in depth would be the correct substrate depth modeling, correct choice of physical 
models, correct specification of gates work function and others. These constitute the 
critical part of the transistor design. Electrical parameters obtained from the 
simulation which is found to be comparable to other reported work and device design 
specification shows that a successful simulation of 0.35 Jlm technology has been 
developed. The know-how on the important aspects of simulation that need to be 
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properly understood and accounted for in order to achieve a successful simulation is 
acquired during this process. 
The acquisition of this technical know-how has provided the capability to perform 
device miniaturization to 0.25 Jlm CMOS technology, which forms the main 
contribution of this work. This miniaturization process involves scaling of four 
parameters namely of physical gate length (Lg), gate oxide thickness (t0J, threshold-
adjust implant doping and the supply voltage (Vda). Electrical parameters obtained are 
found to be comparable to other reported literature and device design specification 
except for the value of ldsa1 which is much lower. This implies that even though a 
direct scaling approach is feasible in performing device miniaturization, it is not 
sufficient. Rather, new structures or techniques need to be incorporated during the 
design to obtain an optimized performance as discussed previously. 
6.2 Recommendations for Future Works 
As the miniaturization trends is moving towards the deep submicron regime with 
fabrication of transistor of less than 100 nrn gate length, the results obtained in this 
work can be used as a reference basis for designing transistors with a much smaller 
geometries, provided that the related process recipe is acquired in the process. 
Conventional CMOS transistor with 30 nrn physical gate length developed by Intel 
has been reported to be using aggressively scaled junctions, polysilicon gate 
electrode, gate oxide and Ni silicide (Chau et a/., 2000). Besides the conventional 
CMOS technology, there are also alternative device architectures waiting to be 
explored such as Silicon-on-Insulator (SOl) device, Si 1_,Ge, device and Dynamic V1h 
device. In the SOl device, a thin insulating layer, such as silicon oxide or glass, is 
placed between a thin layer of silicon and the silicon substrate. This architecture helps 
to reduce the amount of electrical charge that the transistor has to move during a 
switching operation, thus making it faster and allowing it to switch using less energy. 
SOl chips can be as much as 15 percent faster and use 20 percent less power than 
today's bulk-CMOS-based chip (Freescale Semicon., 2006). However, SOl chips tend 
to cost more than the standard silicon chips and therefore, it has been used primarily 
for high-end applications. The next alternative device architecture is the Si 1_xGex 
device where the transistor performance is enhanced by fabricating it in a Si,_xGex 
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channel. This Si 1_xGex channel region has been shown to increase hole mobility 
(Ismail eta!., 1994). For low supply voltage operation (<0.6 V), a dynamic threshold 
voltage MOS device (DTMOS) has been proposed (Assaderaghi et a!., 1994 and 
Shibata et a!., 1998). A DTMOS is formed by connecting the gate to the well. This 
connection causes the threshold voltage of the device to be lowered during switching, 
and thus the transistor drive current is increased. From the above, it can be concluded 
that there is still a wide area waiting to be explored in the domain of MOS devices, all 
with the aim to produce a high performance device. 
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APPENDIX A 
**Input deck for 0.25 J.lm NMOS** 
go athena 
# 
line x loc=-5.0 spac=O.l 
line x loc=-2.0 spac=O.l 
line x loc=-0.65 spac=0.05 
line x loc=O spac=0.05 
# 
line y loe=-0.45 spac=0.05 
line y loc=O spac=0.05 
line y loc=O.Ol spac=0.05 
line y loc=0.2 spac=0.05 
line y loc=0.4 spac=0.05 
line y loe=0.6 spac=O.l 
line y Joe= 1.2 spae=O.l 
line y loc=6 spac=O.l 
line y Joe= I 0 spac=0.3 
line y Joe= 12 spac=0.4 
line y Joe= I 5 spae=0.4 
line y loc=20 spae=0.4 
line y loc=25 spac=0.4 
# 
in it orientation= I 00 e.boron=3e 14 spaee.mul=2 two.d 
# 
method full.cpl 
#PAD OXIDATION 250A 
method grid.oxide=0.005 
diffus time=21 temp=! 000 dryo2 
diffus time=l5 temp=IOOO nitro 
# 
extract name="Pad oxide I" thickness materiai="Si0-2" mat.occno=l x.val=-2.0 
# P-WELL IMPLANT 
implant boron dose=5e 12 energy=60 tilt=O rotation=O pears unit.damage 
# WELL DRIVE-IN 
93 
diffus time=60 temp=750 t.final=ll 00 nitro 
diffus time=150 temp=1100 dryo2 
diffus time=15 temp=1100 nitro 
94 
#ETCH OXIDE THAT RESULTS FROM WELL DRIVE-IN AND THE #PREVIOUS 
PAD OXIDE 
etch oxide all 
#PAD OXIDATION 250A 
diffus time=21 temp= 1 000 dryo2 
diffus time=15 temp=1 000 nitro 
# 
extract name="Pad oxide_2" thickness material="Si0-2" mat.occno=I x.val=-2.0 
#NITRIDE DEPOSITION 
deposit nitride thick=O.I8 divisions= 10 
#ETCH NITRIDE OUTSIDE OF THE ACTIVE REGION 
#(below LOCOS area) 
etch nitride left p 1.x=-4.0 
# P-FIELD IMPLANT (underneath LOCOS area, active area are covered) 
implant boron dose=2e 13 energy= SO tilt=O rotation=O pears unit.damage 
#LOCOS OXIDATION 5500A 
method grid.oxide=0.055 
diffus time=I20 temp=IOOO weto2 
diffus time=20 temp= I 000 nitro 
# 
extract name="LOCOS" thickness material="Si0-2" mat.occno=I x.val=-4.5 
structure outfile=LOCOS 1.str 
# ETCH ALL NITRIDE 
etch nitride all 
#ETCH PAD OXIDE 
etch oxide dry thick=0.025 
# SCREEN OXIDATION 250A 
method grid.oxide=0.005 
diffus time=21 temp= I 000 dryo2 
diffus time=I5 temp=IOOO nitro 
# 
extract name="Screen oxide" thickness materiai="Si0-2" mat.occno=l x.val=-2.0 
structure outf=screenox.str 
# NVT IMPLANT BORON TO SHIFT THE THRESHOLD 
#(throughout active region) 
implant bf2 dose=5 .6e 12 energy= 50 tilt=O rotation=O pears unit.damage 
#ETCH SCREEN OXIDE 
etch oxide dry thick=0.025 
#OXIDIZE THE GATE 57A 
method grid.oxide=0.004 
diffus time=25 temp=850 dryo2 
diffus time=30 temp= I 000 nitro 
# 
extract name="Gate oxide" thickness material="Si0-2" mat.occno=l x.val=-2.0 
structure outf=gateox.str 
#DEPOSIT UNDOPED POLY GATE 2500A 
deposit poly thick=0.25 divisions=IO 
#ETCH POL YSILICON 
etch poly left p l.x=-0.125 
# N-TYPE LDD IMPLANT 
implant arsenic dose=5el3 energy=30 tilt=7 rotation=O pears unit.damage 
implant arsenic dose=5e 13 energy=30 tilt=-7 rotation=O pears unit.damage 
# LDD SPACER DEPOSITION (SPACER WIDTH TARGET=3000A) 
deposit oxide thick=0.3 divisions=IO 
# LDD SPACER FORMATION 
etch oxide dry thick=0.3 
# N+ GATE AND SID IMPLANT 
implant phosphor dose=3e 15 energy=40 tilt=O rotation=O pears unit.damage 
#GATE AND SID ANNEAL (RTA) 
diffus time= 10160 temp=900 nitro 
diffus time=5/60 temp= I 050 nitro 
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structure outf=aftersd.str 
#ETCH GATE OXIDE THICKNESS 
etch oxide dry thick=0.0057 
# SILICIDATION 
deposit titanium thick=0.03 
# 
diffus time=0.25 temp=650 nitro 
structure outfile=silicide.str 
#ETCH TITANIUM 
etch titanium all 
#PSG DEPOSITION 700nm 
deposit oxide thick=0.7 divisions=IO 
# PSG DENSIFICA TION 
diffus time=O. I 67 temp=900 nitro 
structure outfile=PSG.str 
# ETCH CONTACT HOLES 
etch oxide start x=-2.9 y=- I .5 
etch cont x=-2.9 y=O 
etch cont x=-0.9 y=O 
etch done x=-0.9 y=-1.5 
structure outfile= I st contact.str 
#EXTRACT DESIGN PARAMETERS 
# Extract final S/D Xj 
extract name="nxj" xj silicon mat.occno=I x.val=-2.0 junc.occno=I 
# Extract the surface cone under the channel 
extract name=" chan surf cone" surf.conc impurity="Net Doping"\ 
material="Silicon" mat.occno=I x.val=-0.1 
structure mirror right 
96 
electrode name=gate x=O y=-0.59 
electrode name=source x=-2.5 
electrode name=drain x=2.5 
electrode name=substrate backside 
structure outfile=NMOS l.str 
#PLOT THE STRUCTURE 
tonyplot NMOS_l.str -set NMOS_l.set 
go devedit 
work.area xl=-5 yl=-1.3701461 x2=5 y2=5 
# devedit 2.6.0.R (Thu Dec 12 12:40:19 PST 2002) 
# libSvcFile 1.8.3 (Sat Dec 7 17:56:58 PST 2002) 
# libsflm 4.14.3 (Sat Dec 7 18:02:49 PST 2002) 
# libSDB 1.4.3 (Tue Dec I 0 19:51:05 PST 2002) 
# libDW _Version 2.0.0.R (Thu Nov 28 05:44:29 PST 2002) 
region reg=! mat=Silicon \ 
97 
polygon="-5,-0.063 -4.589,-0.063 -4.387,-0.071 -4.182,-0.084 -3.952,-0.115 -
3.603,-0.291 -3.425,-0.331 -3.244,-0.344 -3.242,-0.34 -3.194,-0.325 "\ 
"-3.185,-0.323 -3.058,-0.315 -0.581,-0.315 -0.556,-0.316 -0.464,-0.34 0.464,-0.34 
0.556,-0.316 0.625,-0.316 0.65,-0.315 3.058,-0.315 "\ 
"3.185,-0.323 3.194,-0.325 3.242,-0.34 3.244,-0.344 3.425,-0.331 3.603,-0.291 
3.952,-0.115 4.182,-0.084 4.387,-0.071 4.788,-0.071 "\ 
"5,-0.063 5,5 -5,5" 
# 
constr.mesh region=! default 
region reg=2 mat="Silicon Oxide"\ 
polygon="-5,-1.37 -4.657,-1.37-4.581,-1.367-3.997,-1.276-3.901,-1.254-3.801,-
1.227-3.731,-1.203-3.573,-1.144-3.412,-1.09-3.36,-1.075 "\ 
"-3.271 ,-1.055 -3.185,-1.045 -2.9,-1.045 -2.9,-0.345 -3.241,-0.345 -3.244,-0.344 -
3.425,-0.331 -3.603,-0.291 -3.952,-0.115 -4.182,-0.084 "\ 
"-4.387 ,-0.071 -4.589,-0.063 -5,-0.063" 
# 
constr.mesh region=2 default 
region reg=3 mat="Silicon Oxide"\ 
polygon="-0.464,-0.34 -0.556,-0.346 -0.581,-0.345 -0.9,-0.345 -0.9,-1.045 -
0.768,-1.045 -0.721,-1.081 -0.622,-1.147-0.588,-1.167-0.507,-1.207 "\ 
"-0.42,-1.24 0,-1.277 0.42,-1.24 0.507,-1.207 0.588,-1.167 0.622,-1.147 0.721,-
1.081 0.768,-1.045 0.9,-1.045 0.9,-0.345 "\ 
"0.65,-0.345 0.625,-0.346 0.557,-0.346 0.464,-0.34" \ 
polygon="O.l25,-0.346 0.125,-0.585 0.126,-0.591 0.126,-0.596 0,-0.602 -0.126,-
0.596 -0.126,-0.591 -0.125,-0.585 -0.125,-0.346" 
98 
# 
constr.mesh region=3 default 
region reg=4 mat=PolySilicon \ 
polygon="-0.125,-0.346 -0.125,-0.585 -0.119,-0.59 -0.12,-0.591 0,-0.571 0.12,-
0.591 0.119,-0.59 0.125,-0.585 0.125,-0.346" 
# 
constr.mesh region=4 default 
region reg=5 name=source mat="Titanium Silicide" elec.id=2 work.func=O \ 
polygon="-0.9,-0.345 -0.581,-0.345 -0.556,-0.346 -0.464,-0.34 -0.556,-0.316-
0.581,-0.315 -3.058,-0.315 -3.185,-0.323 -3.194,-0.325 -3.242,-0.34 "\ 
"-3.244,-0.344 -3.241,-0.345 -2.9,-0.345" 
# 
constr.mesh region=5 default 
region reg=6 name=gate mat="Titanium Silicide" elec.id=l work.func=O \ 
polygon="-0.12,-0.591 -0.119,-0.59 -0.125,-0.585 -0.126,-0.591 -0.126,-0.596 0,-
0.602 0.126,-0.596 0.126,-0.591 0.125,-0.585 0.119,-0.59 "\ 
"0.12,-0.591 0,-0.571" 
# 
constr.mesh region=6 default 
region reg=7 mat="Silicon Oxide"\ 
polygon="5,-0.063 4.788,-0.071 4.387,-0.071 4.182,-0.084 3.952,-0.115 3.603,-
0.291 3.425,-0.331 3.244,-0.344 3.242,-0.345 2.9,-0.345 "\ 
"2.9,-1.045 3.194,-1.045 3.271,-1.055 3.36,-1.075 3.412,-1.09 3.573,-1.144 
3.731,-1.203 3.801,-1.227 3.901,-1.254 3.997,-1.276 "\ 
"4.581,-1.367 4.71,-1.367 4.788,-1.37 5,-1.37" 
# 
constr.mesh region=7 default 
region reg=8 name=drain mat="Titanium Silicide" elec.id=3 work.func=O \ 
polygon="2.9,-0.345 3.242,-0.345 3.244,-0.344 3.242,-0.34 3.194,-0.325 3.185,-
0.323 3.058,-0.315 0.65,-0.315 0.625,-0.316 0.556,-0.316 "\ 
"0.464,-0.34 0.557,-0.346 0.625,-0.346 0.65,-0.345 0.9,-0.345" 
# 
constr.mesh region=& default 
substrate name="substrate" electrode=4 workfunction=O 
#Set Meshing Parameters 
# 
base.mesh height= I 0 width= I 0 
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# 
bound.cond !apply max.slope=28 max.ratio=300 md.unit=O.OOI line.straightening=l 
align.points when=automatic 
# 
imp.refine imp="Net Doping" scale=log 
imp.refine min.spacing=0.02 
# 
constr.mesh max.angle=90 max.ratio=300 max.height= I 0000 \ 
max.width= I 0000 min.height=O.OOO I min. width=O.OOOJ 
# 
constr.mesh type=Semiconductor default 
# 
constr.mesh type= insulator default 
# 
constr.mesh type=Metal default 
# 
constr.mesh type=Other default 
# 
constr.mesh region=! default 
# 
constr.mesh region=2 default 
# 
constr.mesh region=3 default 
# 
constr.mesh region=4 default 
# 
constr.mesh region=5 default 
# 
constr.mesh region=6 default 
# 
constr.mesh region=7 default 
# 
constr.mesh region=8 default 
Mesh Mode=MeshBuild 
refine mode=both x 1 =-2.89 yl =-0.33 x2=2.88 y2=0.38 
refine mode=both xI =-2.96 yl =-0.35 x2=2.93 y2=0.55 
structure outf=AB.str 
############# Vth Test################ 
go atlas 
# set material models 
models cvt srh print 
interface qf= I e I 0 
method gummel newton 
solve init 
# Bias the drain 
solve vdrain=0.05 
# Ramp the gate 
log outf=mos I exO I_l.log master 
solve vgate=O vstep=0.025 vfinal=l.5 name=gate 
save outf=mos I exO I l.str 
# plot results 
tonyplot mos I exO !_!.log -set mos I exO l_I_Iog.set 
# extract device parameters 
extract name="nvt" (xintercept(maxslope(curve(abs(v."gate"),abs(i."drain")))) \ 
- abs(ave(v. "drain"))/2.0) 
#############Subvt################ 
go atlas 
# set material models 
models cvt srh print 
interface qf= I e I 0 
# get initial solution 
solve init 
method gummel newton 
solve prev 
#Bias the drain a bit... 
solve vdrain=O vstep=O.O I vfinal=0.05 name=drain 
# Ramp the gate to a volt... 
log outf=mos I ex03 _!.log master 
solve vgate=O vstep=O.I vfinal=2.5 name=gate 
save outf=mos I ex03 _I.str 
#extract the device parameter SubVt... 
100 
I 0 I 
extract in it inf="mos I ex03 _ I.log" 
extract name="nsubvt" 1.0/slope(maxslope(curve(abs(v. "gate"),log I O(abs(i. "drain"))))) 
tonyplot mos I ex03 _I .log -set mos I ex03 _l_log.set 
#############Joff################ 
go atlas 
# set material models 
models cvt srh print 
interface qf=l e I 0 
#get initial solution 
solve init 
method gummel newton 
solve prev 
# Bias the drain a bit ... 
solve vdrain=O vstep=0.05 vfinal=2.5 name=drain 
# Ramp the gate to a volt... 
log outf=mos I ex04 _l.log master 
solve vgate=O vstep=O.I vfinal=2.5 name=gate 
save outf=mos I ex04 l.str 
# extract the device parameter loff ... 
extract in it inf="mos I ex04 _ I.log" 
extract name="Ioff' IOA(y.val from curve (v."gate",logiO(i."drain"))\ 
where x. vai=O) 
tonyplot moslex04_I.Iog -set moslex04_1_1og.set 
tonyplot -overlay -st mosiex03_I.Iog mosiex04_I.Iog -set mosiex03_I.set 
############# Idsat with Vdd=3.3V ################ 
go atlas 
# Define the Gate Qss 
interface qf= I e I 0 
#Use the cvt mobility model for MOS 
models cvt srh print numcarr=2 
# 
method gummel newton 
#set gate biases with Vds=O.O 
solve init 
solve vgate=0.5 outf=solve_tmpl 
solve vgate=I.O outf=solve_tmp2 
solve vgate=l.5 outf=solve_tmp3 
solve vgate=2.0 outf=solve_tmp4 
solve vgate=2.5 outf=solve_tmp5 
#load in temporary files and ramp Vds 
load infile=solve_tmpl 
log outf=mosl ex02_1.log 
solve name=drain vdrain=O vfinal=2.5 vstep=0.05 
load infile=solve_tmp2 
log outf=moslex02_2.1og 
solve name=drain vdrain=O vfinal=2.5 vstep=0.05 
load infile=solve_tmp3 
log outf=mosl ex02_3.log 
solve name=drain vdrain=O vfinal=2.5 vstep=0.05 
load infile=solve_tmp4 
log outf=mos I ex02 _ 4.1og 
solve name=drain vdrain=O vfinal=2.5 vstep=0.05 
load infile=solve_tmp5 
log outf=mos lex02_5.log 
solve name=drain vdrain=O vfinal=2.5 vstep=0.05 
# extract max current and saturation slope 
extract name="nidsmax" max(abs(i."drain")) 
# 
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tonyplot -overlay -st mos I ex02_1.log mos lex02_ 2.log mos I ex02_3.log mos lex02_ 4.log 




**Input deck for 0.25 J.tm PMOS** 
go athena 
# 
line x loc=-5.0 spac=O.I 
line x loc=-2.0 spac=O.I 
line x loc=-0.65 spac=0.05 
line x loc=O spac=0.05 
# 
line y loc=-0.45 spac=0.05 
line y loc=O spac=0.05 
line y loc=O.O I spac=0.05 
line y loc=0.2 spac=0.05 
line y loc=0.4 spac=0.05 
line y loc=0.6 spac=O.I 
line y loc=l.2 spac=O.I 
line y loc=6 spac=O.I 
line y loc= I 0 spac=0.3 
line y loc=12 spac=0.4 
line y loc=l5 spac=0.4 
line y loc=20 spac=0.4 
line y loc=25 spac=0.4 
# 
in it orientation= I 00 c.boron=3e 14 space.mul=2 two.d 
# 
method full.cpl 
#PAD OXIDATION 250A 
method grid.oxide=0.005 
diffus time=21 temp=IOOO dryo2 
diffus time= 15 temp= I 000 nitro 
# 
extract name="Pad oxide I" thickness material="Si0-2" mat.occno=I x.val=-2.0 
# N-WELL IMPLANT 
implant phos dose= I e 13 energy= 150 tilt=O rotation=O pears unit.damage 
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# WELL DRIVE-IN 
diffus time=60 temp=750 t.final=ll 00 nitro 
diffus time=! 50 temp=IIOO dryo2 
diffus time=15 temp=IIOO nitro 
104 
#ETCH OXIDE THAT RESULTS FROM WELL DRIVE-IN AND THE #PREVIOUS 
PAD OXIDE 
etch oxide all 
#PAD OXIDATION 250A 
di ffus time=21 temp= I 000 dryo2 
diffus time=15 temp=IOOO nitro 
# 
extract name="Pad oxide 2" thickness material="Si0-2" mat.occno=l x.val=-2.0 
#NITRIDE DEPOSITION 
deposit nitride thick=O.l8 divisions=! 0 
# ETCH NITRIDE OUTSIDE OF THE ACTIVE REGION 
#(below LOCOS area) 
etch nitride left pi .x=-4.0 
#LOCOS OXIDATION 5500A 
method grid.oxide=0.055 
diffus time=120 temp=IOOO weto2 
diffus time=20 temp= I 000 nitro 
# 
extract name="LOCOS" thickness material="Si0-2" mat.occno=I x.val=-4.5 
structure outfile=LOCOS l.str 
# ETCH ALL NITRIDE 
etch nitride all 
#ETCH PAD OXIDE 
etch oxide dry thick=0.025 
# SCREEN OXIDATION 250A 
method grid.oxide=0.005 
diffus time=21 temp= I 000 dryo2 
diffus time= 15 temp= I 000 nitro 
# 
extract name="Screen oxide" thickness material="Si0-2" mat.occno=l x.val=-2.0 
structure outfile=screenoxide.str 
# PVT IMPLANT BORON TO SHIFT THE THRESHOLD 
#(throughout active region) 
implant phos dose=2.8e 12 energy=30 tilt=O rotation=O pears unit.damage 
#ETCH SCREEN OXIDE 
etch oxide dry thick=0.025 
#OXIDIZE THE GATE 57 A 
method grid.oxide=0.004 
diffus time=25 temp=850 dryo2 
diffus time=30 temp=1000 nitro 
# 
extract name="Gate oxide" thickness materiai="Si0-2" mat.occno=l x.val=-2.0 
structure outf=gateox.str 
#DEPOSIT UNDOPED POLY GATE 2500A 
deposit poly thick=0.25 divisions=IO 
#ETCH POL YSILICON 
etch poly left p l.x=-0.175 
# P-TYPE LDD IMPLANT 
implant bf2 dose=5el3 energy=IO tilt=7 rotation=O pears unit.damage 
implant bf2 dose=Se 13 energy= I 0 tilt=-7 rotation=O pears unit.damage 
# LDD SPACER DEPOSITION (SPACER WIDTH TARGET=3000A) 
deposit oxide thick=0.3 divisions= I 0 
# LDD SPACER FORMATION 
etch oxide dry thick=0.3 
# P+ GATE AND SID IMPLANT 
implant boron dose=3e 15 energy=20 tilt=O rotation=O pears unit.damage 
#GATE AND SID ANNEAL (RTA) 
diffus time= 10/60 temp=900 nitro 
diffus time=S/60 temp= I 050 nitro 
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structure outf=aftersd.str 
# ETCH GATE OXIDE THICKNESS 
etch oxide dry thick=0.008 
# SILICIDA TION 
deposit titanium thick=0.03 divisions=3 
# 
diffus time=0.25 temp=650 nitro 
structure outfi le=si I icide.str 
# ETCH TITANIUM 
etch titanium all 
structure outf=afteretch.str 
# PSG DEPOSITION 700nm 
deposit oxide thick=O. 7 divisions= I 0 
#PSG DENSIFICATION 
diffus time=O.I67 temp=900 nitro 
structure outfile=PSG.str 
#ETCH CONTACT HOLES 
etch oxide start x=-2.9 y=-I.5 
etch cont x=-2.9 y=O 
etch cont x=-0.9 y=O 
etch done x=-0.9 y=-I.5 
structure outfi le= I st contact.str 
#EXTRACT DESIGN PARAMETERS 
# Extract final S/D Xj 
extract name="pxj" xj silicon mat.occno=I x.val=-2.0 junc.occno=I 
# Extract the surface cone under the channel 
extract name="chan surf cone" surf.conc impurity="Net Doping"\ 
material="S i I icon" mat.occno= I x. vai=-O.I 
structure mirror right 
I06 
electrode name=gate x=O y=-0.59 
electrode name=source x=-2.5 
electrode name=drain x=2.5 
electrode name=substrate backside 
structure outfile=PMOS l.str 
#PLOT THE STRUCTURE 
tonyplot PMOS_I.str -set PMOS_I.set 
go devedit 
work.area xl=-5 yl=-1.3701461 x2=5 y2=5 
# devedit 2.6.0.R (Thu Dec 12 12:40:19 PST 2002) 
# libSvcfile 1.8.3 (Sat Dec 7 17:56:58 PST 2002) 
# libsflm 4.14.3 (Sat Dec 7 18:02:49 PST 2002) 
# libSDB 1.4.3 (Tue Dec I 0 19:51:05 PST 2002) 
# libDW _Version 2.0.0.R (Thu Nov 28 05:44:29 PST 2002) 
region reg= I mat=Silicon \ 
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polygon="-5,-0.063 -4.589,-0.063 -4.387,-0.071 -4.182,-0.084 -3.952,-0.115 -
3.603,-0.291 -3.425,-0.331 -3.244,-0.344 -3.242,-0.34 -3.194,-0.325 "\ 
"-3.185,-0.323 -3.058,-0.315 -0.581,-0.315 -0.556,-0.316 -0.464,-0.34 0.464,-0.34 
0.556,-0.316 0.625,-0.316 0.65,-0.315 3.058,-0.315 "\ 
"3.185,-0.323 3.194,-0.325 3.242,-0.34 3.244,-0.344 3.425,-0.331 3.603,-0.291 
3.952,-0.115 4.182,-0.084 4.387,-0.071 4.788,-0.071 "\ 
"5,-0.063 5,5 -5,5" 
# 
constr.mesh region=) default 
region reg=2 mat="Silicon Oxide"\ 
polygon="-5,-1.37 -4.657,-1.37-4.581,-1.367-3.997,-1.276-3.901,-1.254-3.801,-
1.227-3.731,-1.203-3.573,-1.144-3.412,-1.09-3.36,-1.075 "\ 
"-3.271 ,-1.055 -3.185,-1.045 -2.9,-1.045 -2.9,-0.345 -3.241 ,-0.345 -3.244,-0.344 -
3.425,-0.331 -3.603,-0.291 -3.952,-0.115 -4.182,-0.084 "\ 
"-4.387 ,-0.071 -4.589,-0.063 -5,-0.063" 
# 
constr.mesh region=2 default 
region reg=3 mat="Silicon Oxide"\ 
polygon="-0.464,-0.34 -0.556,-0.346 -0.581,-0.345 -0.9,-0.345 -0.9,-1.045 -
0.768,-1.045 -0.721 ,-1.081 -0.622,-1.14 7 -0.588,-1.167 -0.507,-1.207 "\ 
"-0.42,-1.24 0,-1.277 0.42,-1.24 0.507,-1.207 0.588,-1.167 0.622,-1.147 0.721,-
1.081 0. 768,-1.045 0.9,-1.045 0.9,-0.345 "\ 
"0.65,-0.345 0.625,-0.346 0.557,-0.346 0.464,-0.34" \ 
polygon="O.I25,-0.346 0.125,-0.585 0.126,-0.591 0.126,-0.596 0,-0.602 -0.126,-




constr.mesh region=3 default 
region reg=4 mat=PolySilicon \ 
polygon="-0.125,-0.346 -0.125,-0.585 -0.119,-0.59 -0.12,-0.591 0,-0.571 0.12,-
0.591 0.119,-0.59 0.125,-0.585 0.125,-0.346" 
# 
constr.mesh region=4 default 
region reg=5 name=source mat="Titanium Silicide" elec.id=2 work.func=O \ 
polygon="-0.9,-0.345 -0.581,-0.345 -0.556,-0.346 -0.464,-0.34 -0.556,-0.316-
0.581 ,-0.315 -3.058,-0.315 -3.185,-0.323 -3.194,-0.325 -3.242,-0.34 "\ 
"-3.244,-0.344 -3.241,-0.345 -2.9,-0.345" 
# 
constr.mesh region=5 default 
region reg=6 name=gate mat="Titanium Silicide" elec.id=l work.func=O \ 
polygon="-0.12,-0.591 -0.119,-0.59 -0.125,-0.585 -0.126,-0.591 -0.126,-0.596 0,-
0.602 0.126,-0.596 0.126,-0.591 0.125,-0.585 0.119,-0.59 "\ 
"0.12,-0.591 0,-0.571" 
# 
constr.mesh region=6 default 
region reg=7 mat="Silicon Oxide"\ 
polygon="5,-0.063 4. 788,-0.071 4.387,-0.071 4.182,-0.084 3.952,-0.115 3.603,-
0.291 3.425,-0.331 3.244,-0.344 3.242,-0.345 2.9,-0.345 "\ 
"2.9,-1.045 3.194,-1.045 3.271,-1.055 3.36,-1.075 3.412,-1.09 3.573,-1.144 
3.731,-1.203 3.801,-1.227 3.901,-1.254 3.997,-1.276 "\ 
"4.581,-1.367 4.71,-1.367 4.788,-1.37 5,-1.37" 
# 
constr.mesh region=7 default 
region reg=8 name=drain mat="Titanium Silicide" elec.id=3 work.func=O \ 
polygon="2.9,-0.345 3.242,-0.345 3.244,-0.344 3.242,-0.34 3.194,-0.325 3.185,-
0.323 3.058,-0.315 0.65,-0.315 0.625,-0.316 0.556,-0.316 "\ 
"0.464,-0.34 0.557,-0.346 0.625,-0.346 0.65,-0.345 0.9,-0.345" 
# 
constr.mesh region=8 default 
substrate name="substrate" electrode=4 workfunction=O 
#Set Meshing Parameters 
# 
base.mesh height= I 0 width= I 0 
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# 
bound.cond !apply max.slope=28 max.ratio=300 md.unit=O.OOI line.straightening=l 
align.points when=automatic 
# 
imp.refine imp="Net Doping" scale=log 
imp.refine min.spacing=0.02 
# 
constr.mesh max.angle=90 max.ratio=300 max.height= I 0000 \ 
max. width= I 0000 min.height=O.OOO I min.width=O.OOO I 
# 
constr.mesh type=Semiconductor default 
# 
constr.mesh type= Insulator default 
# 
constr.mesh type=Metal default 
# 
constr.mesh type=Other default 
# 
constr.mesh region= I default 
# 
constr.mesh region=2 default 
# 
constr.mesh region=3 default 
# 
constr.mesh region=4 default 
# 
constr.mesh region=S default 
# 
constr.mesh region=6 default 
# 
constr.mesh region=7 default 
# 
constr.mesh region=& default 
Mesh Mode=MeshBuild 
refine mode=both xI =-2.89 yl =-0.33 x2=2.88 y2=0.38 




# set material models 
models cvt srh print 
interface qf= I e I 0 
method gummel newton 
solve init 
# Bias the drain 
solve vdrain=-0.05 
# Ramp the gate 
log outf=mos I exO I_l.Iog master 
solve vgate=O vstep=-0.025 vfinal=-1.5 name=gate 
save outf=mos I exO I l.str 
# plot results 
tonyplot moslexOI_I.Iog -set moslexOI_l_log.set 
# extract device parameters 




# set material models 
models cvt srh print 
interface qf= I e I 0 
# get initial solution 
solve init 
method gummel newton 
solve prev 
# Bias the drain a bit ... 
solve vdrain=O vstep=-0.0 I vfinal=-0.05 name=drain 
# Ramp the gate to a volt... 
log outf=mos I ex03 _I .log master 
solve vgate=O vstep=-0.1 vfinal=-2.5 name=gate 
save outf=mos I ex03 l.str 
#extract the device parameter SubVt... 
extract in it inf="mos I ex03 _l.log" 
II 0 
extract name="psubvt" 1.0/slope(maxslope(curve(abs(v."gate"),log I O(abs(i."drain"))))) 
tonyplot moslex03_l.log -set moslex03_I_Iog.set 
#############Ioff################ 
go atlas 
# set material models 
models cvt srh print 
interface qf= I e I 0 
# get initial solution 
solve init 
method gummel newton 
solve prev 
#Bias the drain a bit ... 
solve vdrain=O vstep=-0.05 vfinal=-2.5 name=drain 
# Ramp the gate to a volt ... 
log outf=mos I ex04 _l.log master 
solve vgate=O vstep=-0.1 vfinal=-2.5 name=gate 
save outf=mos I ex04 l.str 
# extract the device parameter Ioff... 
extract in it inf="mos I ex04 _l.log" 
extract name="Ioff" IO"(y.val from curve (v."gate",logiO(i."drain"))\ 
where x.val=O) 
tonyplot mos lex04_l.log -set mos I ex04_1_1og.set 
tonyplot -overlay -st moslex03_1.log moslex04_l.Iog -set moslex03_l.set 
############# ldsat with Vdd=3.3V ################ 
go atlas 
# Define the Gate Qss 
interface qf= I e I 0 
#Use the cvt mobility model for MOS 
models cvt srh print numcarr=2 
# 
method gummel newton 
I I I 
#set gate biases with Vds=O.O 
solve init 
solve vgate=-0.5 outf=solve_tmpl 
solve vgate=-1.0 outf=solve _tmp2 
solve vgate=-1.5 outf=solve_tmp3 
solve vgate=-2.0 outf=solve_tmp4 
solve vgate=-2.5 outf=solve_tmp5 
#load in temporary files and ramp Vds 
load infile=solve_tmpl 
log outf=mosl ex02_I.Iog 
solve name=drain vdrain=O vfinal=-2.5 vstep=-0.05 
load infile=solve_tmp2 
log outf=mos I ex02_2.log 
solve name=drain vdrain=O vfinal=-2.5 vstep=-0.05 
load infile=solve_tmp3 
log outf=mos I ex02_3.log 
solve name=drain vdrain=O vfinal=-2.5 vstep=-0.05 
load infile=solve_tmp4 
log outf=mos I ex02 _ 4.log 
solve name=drain vdrain=O vfinal=-2.5 vstep=-0.05 
load infile=solve_tmp5 
log outf=moslex02_5.log 
solve name=drain vdrain=O vfinal=-2.5 vstep=-0.05 
# extract max current and saturation slope 
extract name="pidsmax" max(abs(i."drain")) 
# 
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tonyplot -overlay -st moslex02_I.Iog moslex02_2.1og mos Iex02_3.1og mos I ex02_ 4.log 
moslex02_5.1og -set moslex02_1.set 
quit 
